857
|
1 /* Pcsx - Pc Psx Emulator
|
|
2 * Copyright (C) 1999-2002 Pcsx Team
|
|
3 *
|
|
4 * This program is free software; you can redistribute it and/or modify
|
|
5 * it under the terms of the GNU General Public License as published by
|
|
6 * the Free Software Foundation; either version 2 of the License, or
|
|
7 * (at your option) any later version.
|
|
8 *
|
|
9 * This program is distributed in the hope that it will be useful,
|
|
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
12 * GNU General Public License for more details.
|
|
13 *
|
|
14 * You should have received a copy of the GNU General Public License
|
|
15 * along with this program; if not, write to the Free Software
|
|
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
17 */
|
|
18
|
|
19 #include <stdlib.h>
|
|
20 #include <stdio.h>
|
|
21 #include <string.h>
|
|
22 #include <stdarg.h>
|
|
23 #include <ctype.h>
|
|
24
|
|
25 #include "PsxCommon.h"
|
|
26 //We try to emulate bios :) HELP US :P
|
|
27
|
|
28 #ifdef NONONO
|
|
29 char *biosA0n[256] = {
|
|
30 // 0x00
|
|
31 "open", "lseek", "read", "write",
|
|
32 "close", "ioctl", "exit", "sys_a0_07",
|
|
33 "getc", "putc", "todigit", "atof",
|
|
34 "strtoul", "strtol", "abs", "labs",
|
|
35 // 0x10
|
|
36 "atoi", "atol", "atob", "setjmp",
|
|
37 "longjmp", "strcat", "strncat", "strcmp",
|
|
38 "strncmp", "strcpy", "strncpy", "strlen",
|
|
39 "index", "rindex", "strchr", "strrchr",
|
|
40 // 0x20
|
|
41 "strpbrk", "strspn", "strcspn", "strtok",
|
|
42 "strstr", "toupper", "tolower", "bcopy",
|
|
43 "bzero", "bcmp", "memcpy", "memset",
|
|
44 "memmove", "memcmp", "memchr", "rand",
|
|
45 // 0x30
|
|
46 "srand", "qsort", "strtod", "malloc",
|
|
47 "free", "lsearch", "bsearch", "calloc",
|
|
48 "realloc", "InitHeap", "_exit", "getchar",
|
|
49 "putchar", "gets", "puts", "printf",
|
|
50 // 0x40
|
|
51 "sys_a0_40", "LoadTest", "Load", "Exec",
|
|
52 "FlushCache", "InstallInterruptHandler", "GPU_dw", "mem2vram",
|
|
53 "SendGPUStatus", "GPU_cw", "GPU_cwb", "SendPackets",
|
|
54 "sys_a0_4c", "GetGPUStatus", "GPU_sync", "sys_a0_4f",
|
|
55 // 0x50
|
|
56 "sys_a0_50", "LoadExec", "GetSysSp", "sys_a0_53",
|
|
57 "_96_init()", "_bu_init()", "_96_remove()", "sys_a0_57",
|
|
58 "sys_a0_58", "sys_a0_59", "sys_a0_5a", "dev_tty_init",
|
|
59 "dev_tty_open", "sys_a0_5d", "dev_tty_ioctl","dev_cd_open",
|
|
60 // 0x60
|
|
61 "dev_cd_read", "dev_cd_close", "dev_cd_firstfile", "dev_cd_nextfile",
|
|
62 "dev_cd_chdir", "dev_card_open", "dev_card_read", "dev_card_write",
|
|
63 "dev_card_close", "dev_card_firstfile", "dev_card_nextfile","dev_card_erase",
|
|
64 "dev_card_undelete","dev_card_format", "dev_card_rename", "dev_card_6f",
|
|
65 // 0x70
|
|
66 "_bu_init", "_96_init", "_96_remove", "sys_a0_73",
|
|
67 "sys_a0_74", "sys_a0_75", "sys_a0_76", "sys_a0_77",
|
|
68 "_96_CdSeekL", "sys_a0_79", "sys_a0_7a", "sys_a0_7b",
|
|
69 "_96_CdGetStatus", "sys_a0_7d", "_96_CdRead", "sys_a0_7f",
|
|
70 // 0x80
|
|
71 "sys_a0_80", "sys_a0_81", "sys_a0_82", "sys_a0_83",
|
|
72 "sys_a0_84", "_96_CdStop", "sys_a0_86", "sys_a0_87",
|
|
73 "sys_a0_88", "sys_a0_89", "sys_a0_8a", "sys_a0_8b",
|
|
74 "sys_a0_8c", "sys_a0_8d", "sys_a0_8e", "sys_a0_8f",
|
|
75 // 0x90
|
|
76 "sys_a0_90", "sys_a0_91", "sys_a0_92", "sys_a0_93",
|
|
77 "sys_a0_94", "sys_a0_95", "AddCDROMDevice", "AddMemCardDevide",
|
|
78 "DisableKernelIORedirection", "EnableKernelIORedirection", "sys_a0_9a", "sys_a0_9b",
|
|
79 "SetConf", "GetConf", "sys_a0_9e", "SetMem",
|
|
80 // 0xa0
|
|
81 "_boot", "SystemError", "EnqueueCdIntr", "DequeueCdIntr",
|
|
82 "sys_a0_a4", "ReadSector", "get_cd_status", "bufs_cb_0",
|
|
83 "bufs_cb_1", "bufs_cb_2", "bufs_cb_3", "_card_info",
|
|
84 "_card_load", "_card_auto", "bufs_cd_4", "sys_a0_af",
|
|
85 // 0xb0
|
|
86 "sys_a0_b0", "sys_a0_b1", "do_a_long_jmp", "sys_a0_b3",
|
|
87 "?? sub_function",
|
|
88 };
|
|
89
|
|
90 char *biosB0n[256] = {
|
|
91 // 0x00
|
|
92 "SysMalloc", "sys_b0_01", "sys_b0_02", "sys_b0_03",
|
|
93 "sys_b0_04", "sys_b0_05", "sys_b0_06", "DeliverEvent",
|
|
94 "OpenEvent", "CloseEvent", "WaitEvent", "TestEvent",
|
|
95 "EnableEvent", "DisableEvent", "OpenTh", "CloseTh",
|
|
96 // 0x10
|
|
97 "ChangeTh", "sys_b0_11", "InitPAD", "StartPAD",
|
|
98 "StopPAD", "PAD_init", "PAD_dr", "ReturnFromExecption",
|
|
99 "ResetEntryInt", "HookEntryInt", "sys_b0_1a", "sys_b0_1b",
|
|
100 "sys_b0_1c", "sys_b0_1d", "sys_b0_1e", "sys_b0_1f",
|
|
101 // 0x20
|
|
102 "UnDeliverEvent", "sys_b0_21", "sys_b0_22", "sys_b0_23",
|
|
103 "sys_b0_24", "sys_b0_25", "sys_b0_26", "sys_b0_27",
|
|
104 "sys_b0_28", "sys_b0_29", "sys_b0_2a", "sys_b0_2b",
|
|
105 "sys_b0_2c", "sys_b0_2d", "sys_b0_2e", "sys_b0_2f",
|
|
106 // 0x30
|
|
107 "sys_b0_30", "sys_b0_31", "open", "lseek",
|
|
108 "read", "write", "close", "ioctl",
|
|
109 "exit", "sys_b0_39", "getc", "putc",
|
|
110 "getchar", "putchar", "gets", "puts",
|
|
111 // 0x40
|
|
112 "cd", "format", "firstfile", "nextfile",
|
|
113 "rename", "delete", "undelete", "AddDevice",
|
|
114 "RemoteDevice", "PrintInstalledDevices", "InitCARD", "StartCARD",
|
|
115 "StopCARD", "sys_b0_4d", "_card_write", "_card_read",
|
|
116 // 0x50
|
|
117 "_new_card", "Krom2RawAdd", "sys_b0_52", "sys_b0_53",
|
|
118 "_get_errno", "_get_error", "GetC0Table", "GetB0Table",
|
|
119 "_card_chan", "sys_b0_59", "sys_b0_5a", "ChangeClearPAD",
|
|
120 "_card_status", "_card_wait",
|
|
121 };
|
|
122
|
|
123 char *biosC0n[256] = {
|
|
124 // 0x00
|
|
125 "InitRCnt", "InitException", "SysEnqIntRP", "SysDeqIntRP",
|
|
126 "get_free_EvCB_slot", "get_free_TCB_slot", "ExceptionHandler", "InstallExeptionHandler",
|
|
127 "SysInitMemory", "SysInitKMem", "ChangeClearRCnt", "SystemError",
|
|
128 "InitDefInt", "sys_c0_0d", "sys_c0_0e", "sys_c0_0f",
|
|
129 // 0x10
|
|
130 "sys_c0_10", "sys_c0_11", "InstallDevices", "FlushStfInOutPut",
|
|
131 "sys_c0_14", "_cdevinput", "_cdevscan", "_circgetc",
|
|
132 "_circputc", "ioabort", "sys_c0_1a", "KernelRedirect",
|
|
133 "PatchAOTable",
|
|
134 };
|
|
135 #endif
|
|
136
|
|
137 //#define r0 (psxRegs.GPR.n.r0)
|
|
138 #define at (psxRegs.GPR.n.at)
|
|
139 #define v0 (psxRegs.GPR.n.v0)
|
|
140 #define v1 (psxRegs.GPR.n.v1)
|
|
141 #define a0 (psxRegs.GPR.n.a0)
|
|
142 #define a1 (psxRegs.GPR.n.a1)
|
|
143 #define a2 (psxRegs.GPR.n.a2)
|
|
144 #define a3 (psxRegs.GPR.n.a3)
|
|
145 #define t0 (psxRegs.GPR.n.t0)
|
|
146 #define t1 (psxRegs.GPR.n.t1)
|
|
147 #define t2 (psxRegs.GPR.n.t2)
|
|
148 #define t3 (psxRegs.GPR.n.t3)
|
|
149 #define t4 (psxRegs.GPR.n.t4)
|
|
150 #define t5 (psxRegs.GPR.n.t5)
|
|
151 #define t6 (psxRegs.GPR.n.t6)
|
|
152 #define t7 (psxRegs.GPR.n.t7)
|
|
153 #define s0 (psxRegs.GPR.n.s0)
|
|
154 #define s1 (psxRegs.GPR.n.s1)
|
|
155 #define s2 (psxRegs.GPR.n.s2)
|
|
156 #define s3 (psxRegs.GPR.n.s3)
|
|
157 #define s4 (psxRegs.GPR.n.s4)
|
|
158 #define s5 (psxRegs.GPR.n.s5)
|
|
159 #define s6 (psxRegs.GPR.n.s6)
|
|
160 #define s7 (psxRegs.GPR.n.s7)
|
|
161 #define t8 (psxRegs.GPR.n.t6)
|
|
162 #define t9 (psxRegs.GPR.n.t7)
|
|
163 #define k0 (psxRegs.GPR.n.k0)
|
|
164 #define k1 (psxRegs.GPR.n.k1)
|
|
165 #define gp (psxRegs.GPR.n.gp)
|
|
166 #define sp (psxRegs.GPR.n.sp)
|
|
167 #define fp (psxRegs.GPR.n.s8)
|
|
168 #define ra (psxRegs.GPR.n.ra)
|
|
169 #define pc0 (psxRegs.pc)
|
|
170
|
|
171 #define Ra0 ((char*)PSXM(a0))
|
|
172 #define Ra1 ((char*)PSXM(a1))
|
|
173 #define Ra2 ((char*)PSXM(a2))
|
|
174 #define Ra3 ((char*)PSXM(a3))
|
|
175 #define Rv0 ((char*)PSXM(v0))
|
|
176 #define Rsp ((char*)PSXM(sp))
|
|
177
|
|
178
|
|
179 typedef struct _malloc_chunk {
|
|
180 u32 stat;
|
|
181 u32 size;
|
|
182 u32 fd;
|
|
183 u32 bk;
|
|
184 } PACKSTRUCT malloc_chunk;
|
|
185
|
|
186 #define INUSE 0x1
|
|
187
|
|
188 typedef struct {
|
|
189 u32 desc;
|
|
190 s32 status;
|
|
191 s32 mode;
|
|
192 u32 fhandler;
|
|
193 } PACKSTRUCT EvCB[32];
|
|
194
|
|
195 #define EvStUNUSED 0x0000
|
|
196 #define EvStWAIT 0x1000
|
|
197 #define EvStACTIVE 0x2000
|
|
198 #define EvStALREADY 0x4000
|
|
199
|
|
200 #define EvMdINTR 0x1000
|
|
201 #define EvMdNOINTR 0x2000
|
|
202
|
|
203 typedef struct {
|
|
204 s32 status;
|
|
205 s32 mode;
|
|
206 u32 reg[32];
|
|
207 u32 func;
|
|
208 } PACKSTRUCT TCB;
|
|
209
|
|
210 static u32 *jmp_int;
|
|
211
|
|
212 static u32 regs[35];
|
|
213 static EvCB *Event;
|
|
214
|
|
215 //static EvCB *HwEV; // 0xf0
|
|
216 //static EvCB *EvEV; // 0xf1
|
|
217 static EvCB *RcEV; // 0xf2
|
|
218 //static EvCB *UeEV; // 0xf3
|
|
219 //static EvCB *SwEV; // 0xf4
|
|
220 //static EvCB *ThEV; // 0xff
|
|
221
|
|
222 static u32 heap_addr;
|
|
223 static u32 SysIntRP[8];
|
|
224 static TCB Thread[8];
|
|
225 static int CurThread;
|
|
226
|
|
227 static INLINE void softCall(u32 pc) {
|
|
228 pc0 = pc;
|
|
229 ra = 0x80001000;
|
|
230 while (pc0 != 0x80001000) psxCpu->ExecuteBlock();
|
|
231 }
|
|
232
|
|
233 static INLINE void softCall2(u32 pc) {
|
|
234 u32 sra = ra;
|
|
235 pc0 = pc;
|
|
236 ra = 0x80001000;
|
|
237 while (pc0 != 0x80001000) psxCpu->ExecuteBlock();
|
|
238 ra = sra;
|
|
239 }
|
|
240
|
|
241 static INLINE void DeliverEvent(u32 ev, u32 spec) {
|
|
242 if (Event[ev][spec].status != BFLIP32S(EvStACTIVE)) return;
|
|
243
|
|
244 // Event[ev][spec].status = BFLIP32S(EvStALREADY);
|
|
245 if (Event[ev][spec].mode == BFLIP32S(EvMdINTR)) {
|
|
246 softCall2(BFLIP32S(Event[ev][spec].fhandler));
|
|
247 } else Event[ev][spec].status = BFLIP32S(EvStALREADY);
|
|
248 }
|
|
249
|
|
250 /* *
|
|
251 // *
|
|
252 // *
|
|
253 // System calls A0 */
|
|
254
|
|
255 /* Abs and labs do the same thing? */
|
|
256
|
|
257 static void bios_abs() { // 0x0e
|
|
258 if((s32)a0 < 0) v0=0-(s32)a0;
|
|
259 else v0=a0;
|
|
260 //v0 = abs(a0);
|
|
261 pc0 = ra;
|
|
262 }
|
|
263
|
|
264 static void bios_labs() { // 0x0f
|
|
265 if((s32)a0 < 0) v0=0-(s32)a0;
|
|
266 else v0=a0;
|
|
267 //v0 = labs(a0);
|
|
268 pc0 = ra;
|
|
269 }
|
|
270
|
|
271 static void bios_atoi() { // 0x10
|
|
272 v0 = atoi((char *)Ra0);
|
|
273 pc0 = ra;
|
|
274 }
|
|
275
|
|
276 static void bios_atol() { // 0x11
|
|
277 v0 = atoi((char *)Ra0);
|
|
278 pc0 = ra;
|
|
279 }
|
|
280
|
|
281 static void bios_setjmp() { // 13
|
|
282 u32 *jmp_buf= (u32*)Ra0;
|
|
283 int i;
|
|
284
|
|
285 jmp_buf[0] = BFLIP32(ra);
|
|
286 jmp_buf[1] = BFLIP32(sp);
|
|
287 jmp_buf[2] = BFLIP32(fp);
|
|
288 for (i=0; i<8; i++) // s0-s7
|
|
289 jmp_buf[3+i] = BFLIP32(psxRegs.GPR.r[16+i]);
|
|
290 jmp_buf[11] = BFLIP32(gp);
|
|
291
|
|
292 v0 = 0; pc0 = ra;
|
|
293 }
|
|
294
|
|
295 static void bios_longjmp() { //14
|
|
296 u32 *jmp_buf= (u32*)Ra0;
|
|
297 int i;
|
|
298
|
|
299 ra = BFLIP32(jmp_buf[0]); /* ra */
|
|
300 sp = BFLIP32(jmp_buf[1]); /* sp */
|
|
301 fp = BFLIP32(jmp_buf[2]); /* fp */
|
|
302 for (i=0; i<8; i++) // s0-s7
|
|
303 psxRegs.GPR.r[16+i] = BFLIP32(jmp_buf[3+i]);
|
|
304 gp = BFLIP32(jmp_buf[11]); /* gp */
|
|
305
|
|
306 v0 = a1; pc0 = ra;
|
|
307 }
|
|
308
|
|
309 static void bios_strcat() { // 0x15
|
|
310 u32 dest,src;
|
|
311
|
|
312 dest=a0;
|
|
313 src=a1;
|
|
314
|
|
315 while(PSXMu8(dest) != 0) dest++; /* Move to end of first string. */
|
|
316 while(PSXMu8(src) != 0)
|
|
317 {
|
|
318 if(PSXM(dest) && PSXM(src))
|
|
319 PSXMu8(dest)=PSXMu8(src);
|
|
320 src++;
|
|
321 dest++;
|
|
322 }
|
|
323 PSXMu8(dest) = 0; /* Append null character. */
|
|
324 //strcat(Ra0, Ra1);
|
|
325
|
|
326 v0 = a0;
|
|
327 pc0 = ra;
|
|
328 }
|
|
329
|
|
330 /*0x16*/
|
|
331 static void bios_strncat()
|
|
332 {
|
|
333 u32 dest,src,count;
|
|
334
|
|
335 dest=a0;
|
|
336 src=a1;
|
|
337 count=a2;
|
|
338
|
|
339 while(PSXMu8(dest) != 0) dest++; /* Move to end of first string. */
|
|
340 while(PSXMu8(src) != 0 && count)
|
|
341 {
|
|
342 if(PSXM(dest) && PSXM(src))
|
|
343 PSXMu8(dest)=PSXMu8(src);
|
|
344 src++;
|
|
345 dest++;
|
|
346 count--;
|
|
347 }
|
|
348 PSXMu8(dest) = 0; /* Append null character. */
|
|
349
|
|
350 //strncat(Ra0, Ra1, a2);
|
|
351 v0 = a0;
|
|
352 pc0 = ra;
|
|
353 }
|
|
354
|
|
355 static void bios_strcmp() { // 0x17
|
|
356 v0 = strcmp(Ra0, Ra1);
|
|
357 pc0 = ra;
|
|
358 }
|
|
359
|
|
360 static void bios_strncmp() { // 0x18
|
|
361 u32 max=a2;
|
|
362 u32 string1=a0;
|
|
363 u32 string2=a1;
|
|
364 s8 tmpv=0;
|
|
365
|
|
366 while(max>0)
|
|
367 {
|
|
368 u8 tmp1=PSXMuR8(string1);
|
|
369 u8 tmp2=PSXMuR8(string2);
|
|
370
|
|
371 if(!tmp1 || !tmp2) break;
|
|
372
|
|
373 tmpv=tmp1-tmp2;
|
|
374 if(tmpv) break;
|
|
375 if(!tmp1 || !tmp2) break;
|
|
376 if(!PSXM(string1) || !PSXM(string2)) break;
|
|
377 max--;
|
|
378 string1++;
|
|
379 string2++;
|
|
380 }
|
|
381 if(tmpv>0) v0=1;
|
|
382 else if(tmpv<0) v0=-1;
|
|
383 else v0=0;
|
|
384 //printf("%s:%s, %d, %d\n",Ra0,Ra1,a2,v0);
|
|
385 //v0 = strncmp(Ra0, Ra1, a2);
|
|
386 pc0 = ra;
|
|
387 }
|
|
388
|
|
389 /*0x19*/
|
|
390 static void bios_strcpy()
|
|
391 {
|
|
392 u32 src=a1,dest=a0;
|
|
393 u8 val;
|
|
394
|
|
395 do
|
|
396 {
|
|
397 val=PSXMu8(src);
|
|
398 PSXMu8(dest)=val;
|
|
399 src++;
|
|
400 dest++;
|
|
401 } while(val);
|
|
402 //strcpy(Ra0, Ra1);
|
|
403 v0 = a0;
|
|
404 pc0 = ra;
|
|
405 }
|
|
406 /*0x1a*/
|
|
407 static void bios_strncpy()
|
|
408 {
|
|
409 u32 src=a1,dest=a0,max=a2;
|
|
410 u8 val;
|
|
411
|
|
412 do
|
|
413 {
|
|
414 val=PSXMu8(src);
|
|
415 PSXMu8(dest)=val;
|
|
416 src++;
|
|
417 dest++;
|
|
418 max--;
|
|
419 } while(val && max);
|
|
420
|
|
421 //strncpy(Ra0, Ra1, a2);
|
|
422 v0 = a0;
|
|
423 pc0 = ra;
|
|
424 }
|
|
425
|
|
426 /*0x1b*/
|
|
427 static void bios_strlen()
|
|
428 {
|
|
429 u32 src=a0;
|
|
430
|
|
431 while(PSXMu8(src)) src++;
|
|
432
|
|
433 v0 = src-a0;
|
|
434 pc0 = ra;
|
|
435 }
|
|
436
|
|
437 static void bios_index() { // 0x1c
|
|
438 char *pcA0 = (char *)Ra0;
|
|
439 char *pcRet = strchr(pcA0, a1);
|
|
440 if(pcRet)
|
|
441 v0 = a0 + pcRet - pcA0;
|
|
442 else
|
|
443 v0 = 0;
|
|
444 pc0 = ra;
|
|
445 }
|
|
446
|
|
447 static void bios_rindex() { // 0x1d
|
|
448 char *pcA0 = (char *)Ra0;
|
|
449 char *pcRet = strrchr(pcA0, a1);
|
|
450 if(pcRet)
|
|
451 v0 = a0 + pcRet - pcA0;
|
|
452 else
|
|
453 v0 = 0;
|
|
454 pc0 = ra;
|
|
455 }
|
|
456
|
|
457 static void bios_strchr() { // 0x1e
|
|
458 char *pcA0 = (char *)Ra0;
|
|
459 char *pcRet = strchr(pcA0, a1);
|
|
460 if(pcRet)
|
|
461 v0 = a0 + pcRet - pcA0;
|
|
462 else
|
|
463 v0 = 0;
|
|
464 pc0 = ra;
|
|
465 }
|
|
466
|
|
467 static void bios_strrchr() { // 0x1f
|
|
468 char *pcA0 = (char *)Ra0;
|
|
469 char *pcRet = strrchr(pcA0, a1);
|
|
470 if(pcRet)
|
|
471 v0 = a0 + pcRet - pcA0;
|
|
472 else
|
|
473 v0 = 0;
|
|
474 pc0 = ra;
|
|
475 }
|
|
476
|
|
477 static void bios_strpbrk() { // 0x20
|
|
478 char *pcA0 = (char *)Ra0;
|
|
479 char *pcRet = strpbrk(pcA0, (char *)Ra1);
|
|
480 if(pcRet)
|
|
481 v0 = a0 + pcRet - pcA0;
|
|
482 else
|
|
483 v0 = 0;
|
|
484 pc0 = ra;
|
|
485 }
|
|
486
|
|
487 static void bios_strspn() { v0 = strspn ((char *)Ra0, (char *)Ra1); pc0 = ra;}/*21*/
|
|
488 static void bios_strcspn() { v0 = strcspn((char *)Ra0, (char *)Ra1); pc0 = ra;}/*22*/
|
|
489
|
|
490 #ifdef MOO
|
|
491 static void bios_strtok() { // 0x23
|
|
492 char *pcA0 = (char *)Ra0;
|
|
493 char *pcRet = strtok(pcA0, (char *)Ra1);
|
|
494 if(pcRet)
|
|
495 v0 = a0 + pcRet - pcA0;
|
|
496 else
|
|
497 v0 = 0;
|
|
498 pc0 = ra;
|
|
499 }
|
|
500 #endif
|
|
501
|
|
502 static void bios_strstr() { // 0x24
|
|
503 char *pcA0 = (char *)Ra0;
|
|
504 char *pcRet = strstr(pcA0, (char *)Ra1);
|
|
505 if(pcRet)
|
|
506 v0 = a0 + pcRet - pcA0;
|
|
507 else
|
|
508 v0 = 0;
|
|
509 pc0 = ra;
|
|
510 }
|
|
511
|
|
512 /*0x25*/
|
|
513 static void bios_toupper() {v0 = toupper(a0); pc0 = ra;}
|
|
514
|
|
515 /*0x26*/
|
|
516 static void bios_tolower() {v0 = tolower(a0); pc0 = ra;}
|
|
517
|
|
518 /*0x27*/
|
|
519 static void bios_bcopy()
|
|
520 {
|
|
521 u32 dest=a1, src=a0, len=a2;
|
|
522
|
|
523 while(len--)
|
|
524 {
|
|
525 PSXMu8(dest)=PSXMu8(src);
|
|
526 dest++;
|
|
527 src++;
|
|
528 }
|
|
529 //memcpy(Ra1,Ra0,a2);
|
|
530 pc0=ra;
|
|
531 }
|
|
532
|
|
533 /*0x28*/
|
|
534 static void bios_bzero()
|
|
535 {
|
|
536 u32 dest=a0, len=a1;
|
|
537
|
|
538 while(len--)
|
|
539 {
|
|
540 PSXMu8(dest)=0;
|
|
541 dest++;
|
|
542 }
|
|
543
|
|
544 //memset(Ra0,0,a1);
|
|
545 pc0=ra;
|
|
546 }
|
|
547
|
|
548 /*0x29*/
|
|
549 static void bios_bcmp() {v0 = memcmp(Ra0,Ra1,a2); pc0=ra; }
|
|
550
|
|
551 /*0x2a*/
|
|
552 static void bios_memcpy()
|
|
553 {
|
|
554 u32 dest=a0, src=a1, len=a2;
|
|
555
|
|
556 while(len--)
|
|
557 {
|
|
558 PSXMu8(dest)=PSXMu8(src);
|
|
559 dest++;
|
|
560 src++;
|
|
561 }
|
|
562 //memcpy(Ra0, Ra1, a2);
|
|
563 v0 = a0;
|
|
564 pc0 = ra;
|
|
565 }
|
|
566
|
|
567 static void bios_memset() /*0x2b*/
|
|
568 {
|
|
569 u32 len=a2;
|
|
570 u32 dest=a0;
|
|
571
|
|
572 while(len--)
|
|
573 {
|
|
574 if(PSXM(dest)) PSXMu8(dest)=a1;
|
|
575 dest++;
|
|
576 }
|
|
577 //memset(Ra0, a1, a2);
|
|
578 v0 = a0;
|
|
579 pc0 = ra;
|
|
580 }
|
|
581
|
|
582 #ifdef MOO
|
|
583 /*0x2c*/void bios_memmove() {memmove(Ra0, Ra1, a2); v0 = a0; pc0 = ra;}
|
|
584 #endif
|
|
585
|
|
586 /*0x2d*/
|
|
587 static void bios_memcmp()
|
|
588 {
|
|
589 v0 = memcmp(Ra0, Ra1, a2);
|
|
590 pc0 = ra;
|
|
591 }
|
|
592
|
|
593 static void bios_memchr() { // 2e
|
|
594 void *ret = memchr(Ra0, a1, a2);
|
|
595 if (ret != NULL) v0 = (u32)((char*)ret - Ra0) + a0;
|
|
596 else v0 = 0;
|
|
597 pc0 = ra;
|
|
598 }
|
|
599
|
|
600 static void bios_rand() { // 2f
|
|
601 v0 = 1+(int) (32767.0*rand()/(RAND_MAX+1.0));
|
|
602 pc0 = ra;
|
|
603 }
|
|
604
|
|
605 static void bios_srand() { // 30
|
|
606 srand(a0); pc0 = ra;
|
|
607 }
|
|
608
|
|
609 static void bios_malloc() { // 33
|
|
610 u32 chunk;
|
|
611 u32 fd;
|
|
612
|
|
613 /* a0: Number of bytes to allocate. */
|
|
614
|
|
615 chunk = heap_addr;
|
|
616
|
|
617 /* Search for first chunk that's large enough and not currently
|
|
618 being used.
|
|
619 */
|
|
620 while( (a0 > BFLIP32(((malloc_chunk*)PSXM(chunk)) ->size)) ||
|
|
621 (BFLIP32( ((malloc_chunk*)PSXM(chunk))->stat ) == INUSE)
|
|
622 )
|
|
623 chunk=((malloc_chunk*)PSXM(chunk)) -> fd;
|
|
624 //printf("%08x\n",chunk);
|
|
625
|
|
626 /* split free chunk */
|
|
627 fd = chunk + sizeof(malloc_chunk) + a0;
|
|
628 ((malloc_chunk*)PSXM(fd))->stat = ((malloc_chunk*)PSXM(chunk))->stat;
|
|
629 ((malloc_chunk*)PSXM(fd))->size = BFLIP32(BFLIP32(((malloc_chunk*)PSXM(chunk))->size) - a0);
|
|
630 ((malloc_chunk*)PSXM(fd))->fd = ((malloc_chunk*)PSXM(chunk))->fd;
|
|
631 ((malloc_chunk*)PSXM(fd))->bk = chunk;
|
|
632
|
|
633 /* set new chunk */
|
|
634 ((malloc_chunk*)PSXM(chunk))->stat = BFLIP32(INUSE);
|
|
635 ((malloc_chunk*)PSXM(chunk))->size = BFLIP32(a0);
|
|
636 ((malloc_chunk*)PSXM(chunk))->fd = fd;
|
|
637
|
|
638 v0 = chunk + sizeof(malloc_chunk);
|
|
639 v0|= 0x80000000;
|
|
640 // printf ("malloc %lx,%lx\n", v0, a0);
|
|
641 pc0 = ra;
|
|
642 }
|
|
643
|
|
644 static void bios_InitHeap() { // 39
|
|
645 malloc_chunk *chunk;
|
|
646
|
|
647 heap_addr = a0; // Ra0
|
|
648
|
|
649 chunk = (malloc_chunk *)PSXM(heap_addr);
|
|
650 chunk->stat = 0;
|
|
651 if (((a0 & 0x1fffff) + a1)>= 0x200000)
|
|
652 chunk->size = BFLIP32(0x1ffffc - (a0 & 0x1fffff));
|
|
653 else chunk->size = BFLIP32(a1);
|
|
654 chunk->fd = 0;
|
|
655 chunk->bk = 0;
|
|
656
|
|
657 pc0 = ra;
|
|
658 }
|
|
659
|
|
660 static void bios_FlushCache() { // 44
|
|
661
|
|
662 pc0 = ra;
|
|
663 }
|
|
664
|
|
665 static void bios__bu_init() { // 70
|
|
666
|
|
667 DeliverEvent(0x11, 0x2); // 0xf0000011, 0x0004
|
|
668 DeliverEvent(0x81, 0x2); // 0xf4000001, 0x0004
|
|
669
|
|
670 pc0 = ra;
|
|
671 }
|
|
672
|
|
673 static void bios__96_init() { // 71
|
|
674
|
|
675 pc0 = ra;
|
|
676 }
|
|
677
|
|
678 static void bios__96_remove() { // 72
|
|
679
|
|
680 pc0 = ra;
|
|
681 }
|
|
682
|
|
683 /* System calls B0 */
|
|
684
|
|
685 static void bios_SetRCnt() { // 02
|
|
686
|
|
687 a0&= 0x3;
|
|
688 if (a0 != 3) {
|
|
689 u32 mode=0;
|
|
690
|
|
691 psxRcntWtarget(a0, a1);
|
|
692 if (a2&0x1000) mode|= 0x050; // Interrupt Mode
|
|
693 if (a2&0x0100) mode|= 0x008; // Count to 0xffff
|
|
694 if (a2&0x0010) mode|= 0x001; // Timer stop mode
|
|
695 if (a0 == 2) { if (a2&0x0001) mode|= 0x200; } // System Clock mode
|
|
696 else { if (a2&0x0001) mode|= 0x100; } // System Clock mode
|
|
697
|
|
698 psxRcntWmode(a0, mode);
|
|
699 }
|
|
700 pc0 = ra;
|
|
701 }
|
|
702
|
|
703 static void bios_GetRCnt() { // 03
|
|
704
|
|
705 a0&= 0x3;
|
|
706 if (a0 != 3) v0 = psxRcntRcount(a0);
|
|
707 else v0 = 0;
|
|
708 pc0 = ra;
|
|
709 }
|
|
710
|
|
711 static void bios_StartRCnt() { // 04
|
|
712
|
|
713 a0&= 0x3;
|
|
714 if (a0 != 3) psxHu32(0x1074)|= BFLIP32(1<<(a0+4));
|
|
715 else psxHu32(0x1074)|= BFLIP32(0x1);
|
|
716 v0 = 1; pc0 = ra;
|
|
717 }
|
|
718
|
|
719 static void bios_StopRCnt() { // 05
|
|
720
|
|
721 a0&= 0x3;
|
|
722 if (a0 != 3) psxHu32(0x1074)&= BFLIP32(~(1<<(a0+4)));
|
|
723 else psxHu32(0x1074)&= BFLIP32(~0x1);
|
|
724 pc0 = ra;
|
|
725 }
|
|
726
|
|
727 static void bios_ResetRCnt() { // 06
|
|
728
|
|
729 a0&= 0x3;
|
|
730 if (a0 != 3) {
|
|
731 psxRcntWmode(a0, 0);
|
|
732 psxRcntWtarget(a0, 0);
|
|
733 psxRcntWcount(a0, 0);
|
|
734 }
|
|
735 pc0 = ra;
|
|
736 }
|
|
737
|
|
738
|
|
739 /* gets ev for use with Event */
|
|
740 #define GetEv() \
|
|
741 ev = (a0 >> 24) & 0xf; \
|
|
742 if (ev == 0xf) ev = 0x5; \
|
|
743 ev*= 32; \
|
|
744 ev+= a0&0x1f;
|
|
745
|
|
746 /* gets spec for use with Event */
|
|
747 #define GetSpec() \
|
|
748 spec = 0; \
|
|
749 switch (a1) { \
|
|
750 case 0x0301: spec = 16; break; \
|
|
751 case 0x0302: spec = 17; break; \
|
|
752 default: \
|
|
753 for (i=0; i<16; i++) if (a1 & (1 << i)) { spec = i; break; } \
|
|
754 break; \
|
|
755 }
|
|
756
|
|
757 static void bios_DeliverEvent() { // 07
|
|
758 int ev, spec;
|
|
759 int i;
|
|
760
|
|
761 GetEv();
|
|
762 GetSpec();
|
|
763
|
|
764 DeliverEvent(ev, spec);
|
|
765
|
|
766 pc0 = ra;
|
|
767 }
|
|
768
|
|
769 static void bios_OpenEvent() { // 08
|
|
770 int ev, spec;
|
|
771 int i;
|
|
772
|
|
773 GetEv();
|
|
774 GetSpec();
|
|
775
|
|
776 Event[ev][spec].status = BFLIP32S(EvStWAIT);
|
|
777 Event[ev][spec].mode = BFLIP32(a2);
|
|
778 Event[ev][spec].fhandler = BFLIP32(a3);
|
|
779
|
|
780 v0 = ev | (spec << 8);
|
|
781 pc0 = ra;
|
|
782 }
|
|
783
|
|
784 static void bios_CloseEvent() { // 09
|
|
785 int ev, spec;
|
|
786
|
|
787 ev = a0 & 0xff;
|
|
788 spec = (a0 >> 8) & 0xff;
|
|
789
|
|
790 Event[ev][spec].status = BFLIP32S(EvStUNUSED);
|
|
791
|
|
792 v0 = 1; pc0 = ra;
|
|
793 }
|
|
794
|
|
795 static void bios_WaitEvent() { // 0a
|
|
796 int ev, spec;
|
|
797
|
|
798 ev = a0 & 0xff;
|
|
799 spec = (a0 >> 8) & 0xff;
|
|
800
|
|
801 Event[ev][spec].status = BFLIP32S(EvStACTIVE);
|
|
802
|
|
803 v0 = 1; pc0 = ra;
|
|
804 }
|
|
805
|
|
806 static void bios_TestEvent() { // 0b
|
|
807 int ev, spec;
|
|
808
|
|
809 ev = a0 & 0xff;
|
|
810 spec = (a0 >> 8) & 0xff;
|
|
811
|
|
812 if (Event[ev][spec].status == BFLIP32S(EvStALREADY)) {
|
|
813 Event[ev][spec].status = BFLIP32S(EvStACTIVE); v0 = 1;
|
|
814 } else v0 = 0;
|
|
815
|
|
816 pc0 = ra;
|
|
817 }
|
|
818
|
|
819 static void bios_EnableEvent() { // 0c
|
|
820 int ev, spec;
|
|
821
|
|
822 ev = a0 & 0xff;
|
|
823 spec = (a0 >> 8) & 0xff;
|
|
824
|
|
825 Event[ev][spec].status = BFLIP32S(EvStACTIVE);
|
|
826
|
|
827 v0 = 1; pc0 = ra;
|
|
828 }
|
|
829
|
|
830 static void bios_DisableEvent() { // 0d
|
|
831 int ev, spec;
|
|
832
|
|
833 ev = a0 & 0xff;
|
|
834 spec = (a0 >> 8) & 0xff;
|
|
835
|
|
836 Event[ev][spec].status = BFLIP32S(EvStWAIT);
|
|
837
|
|
838 v0 = 1; pc0 = ra;
|
|
839 }
|
|
840
|
|
841 /*
|
|
842 * long OpenTh(long (*func)(), unsigned long sp, unsigned long gp);
|
|
843 */
|
|
844
|
|
845 static void bios_OpenTh() { // 0e
|
|
846 int th;
|
|
847
|
|
848 for (th=1; th<8; th++)
|
|
849 if (Thread[th].status == 0) break;
|
|
850
|
|
851 Thread[th].status = BFLIP32(1);
|
|
852 Thread[th].func = BFLIP32(a0);
|
|
853 Thread[th].reg[29] = BFLIP32(a1);
|
|
854 Thread[th].reg[28] = BFLIP32(a2);
|
|
855
|
|
856 v0 = th; pc0 = ra;
|
|
857 }
|
|
858
|
|
859 /*
|
|
860 * int CloseTh(long thread);
|
|
861 */
|
|
862
|
|
863 static void bios_CloseTh() { // 0f
|
|
864 int th = a0 & 0xff;
|
|
865
|
|
866 if (Thread[th].status == 0) {
|
|
867 v0 = 0;
|
|
868 } else {
|
|
869 Thread[th].status = 0;
|
|
870 v0 = 1;
|
|
871 }
|
|
872
|
|
873 pc0 = ra;
|
|
874 }
|
|
875
|
|
876 /*
|
|
877 * int ChangeTh(long thread);
|
|
878 */
|
|
879
|
|
880 static void bios_ChangeTh() { // 10
|
|
881 int th = a0 & 0xff;
|
|
882
|
|
883 if (Thread[th].status == 0 || CurThread == th) {
|
|
884 v0 = 0;
|
|
885
|
|
886 pc0 = ra;
|
|
887 } else {
|
|
888 v0 = 1;
|
|
889
|
|
890 if (Thread[CurThread].status == BFLIP32S(2)) {
|
|
891 Thread[CurThread].status = BFLIP32S(1);
|
|
892 Thread[CurThread].func = BFLIP32(ra);
|
|
893 memcpy(Thread[CurThread].reg, psxRegs.GPR.r, 32*4);
|
|
894 }
|
|
895
|
|
896 memcpy(psxRegs.GPR.r, Thread[th].reg, 32*4);
|
|
897 pc0 = BFLIP32(Thread[th].func);
|
|
898 Thread[th].status = BFLIP32(2);
|
|
899 CurThread = th;
|
|
900 }
|
|
901 }
|
|
902
|
|
903 static void bios_ReturnFromException() { // 17
|
|
904 memcpy(psxRegs.GPR.r, regs, 32*4);
|
|
905 psxRegs.GPR.n.lo = regs[32];
|
|
906 psxRegs.GPR.n.hi = regs[33];
|
|
907
|
|
908 pc0 = psxRegs.CP0.n.EPC;
|
|
909 if (psxRegs.CP0.n.Cause & 0x80000000) pc0+=4;
|
|
910
|
|
911 psxRegs.CP0.n.Status = (psxRegs.CP0.n.Status & 0xfffffff0) |
|
|
912 ((psxRegs.CP0.n.Status & 0x3c) >> 2);
|
|
913 }
|
|
914
|
|
915 static void bios_ResetEntryInt() { // 18
|
|
916
|
|
917 jmp_int = NULL;
|
|
918 pc0 = ra;
|
|
919 }
|
|
920
|
|
921 static void bios_HookEntryInt() { // 19
|
|
922
|
|
923 jmp_int = (u32*)Ra0;
|
|
924 pc0 = ra;
|
|
925 }
|
|
926
|
|
927 static void bios_UnDeliverEvent() { // 0x20
|
|
928 int ev, spec;
|
|
929 int i;
|
|
930
|
|
931 GetEv();
|
|
932 GetSpec();
|
|
933
|
|
934 if (Event[ev][spec].status == BFLIP32S(EvStALREADY) &&
|
|
935 Event[ev][spec].mode == BFLIP32S(EvMdNOINTR))
|
|
936 Event[ev][spec].status = BFLIP32S(EvStACTIVE);
|
|
937
|
|
938 pc0 = ra;
|
|
939 }
|
|
940
|
|
941 static void bios_GetC0Table() { // 56
|
|
942
|
|
943 v0 = 0x674; pc0 = ra;
|
|
944 }
|
|
945
|
|
946 static void bios_GetB0Table() { // 57
|
|
947
|
|
948 v0 = 0x874; pc0 = ra;
|
|
949 }
|
|
950
|
|
951 /* System calls C0 */
|
|
952
|
|
953 /*
|
|
954 * int SysEnqIntRP(int index , long *queue);
|
|
955 */
|
|
956
|
|
957 static void bios_SysEnqIntRP() { // 02
|
|
958
|
|
959 SysIntRP[a0] = a1;
|
|
960
|
|
961 v0 = 0; pc0 = ra;
|
|
962 }
|
|
963
|
|
964 /*
|
|
965 * int SysDeqIntRP(int index , long *queue);
|
|
966 */
|
|
967
|
|
968 static void bios_SysDeqIntRP() { // 03
|
|
969
|
|
970 SysIntRP[a0] = 0;
|
|
971
|
|
972 v0 = 0; pc0 = ra;
|
|
973 }
|
|
974
|
|
975 static void bios_ChangeClearRCnt() { // 0a
|
|
976 u32 *ptr;
|
|
977
|
|
978 ptr = (u32*)PSXM((a0 << 2) + 0x8600);
|
|
979 v0 = BFLIP32(*ptr);
|
|
980 *ptr = BFLIP32(a1);
|
|
981
|
|
982 // psxRegs.CP0.n.Status|= 0x404;
|
|
983 pc0 = ra;
|
|
984 }
|
|
985
|
|
986 static void bios_dummy() {
|
|
987 pc0 = ra;
|
|
988 }
|
|
989
|
|
990 void (*biosA0[256])();
|
|
991 void (*biosB0[256])();
|
|
992 void (*biosC0[256])();
|
|
993
|
|
994 void psxBiosInit() {
|
|
995 u32 base, size;
|
|
996 u32 *ptr;
|
|
997 int i;
|
|
998
|
|
999 heap_addr=0;
|
|
1000 CurThread = 0;
|
|
1001 jmp_int = NULL;
|
|
1002
|
|
1003 for(i = 0; i < 256; i++) {
|
|
1004 biosA0[i] = NULL;
|
|
1005 biosB0[i] = NULL;
|
|
1006 biosC0[i] = NULL;
|
|
1007 }
|
|
1008
|
|
1009 for(i = 0; i < 256; i++) {
|
|
1010 if (biosA0[i] == NULL) biosA0[i] = bios_dummy;
|
|
1011 if (biosB0[i] == NULL) biosB0[i] = bios_dummy;
|
|
1012 if (biosC0[i] == NULL) biosC0[i] = bios_dummy;
|
|
1013 }
|
|
1014
|
|
1015 biosA0[0x0e] = bios_abs;
|
|
1016 biosA0[0x0f] = bios_labs;
|
|
1017 biosA0[0x10] = bios_atoi;
|
|
1018 biosA0[0x11] = bios_atol;
|
|
1019 //biosA0[0x12] = bios_atob;
|
|
1020 biosA0[0x13] = bios_setjmp;
|
|
1021 biosA0[0x14] = bios_longjmp;
|
|
1022
|
|
1023 biosA0[0x15] = bios_strcat;
|
|
1024 biosA0[0x16] = bios_strncat;
|
|
1025 biosA0[0x17] = bios_strcmp;
|
|
1026 biosA0[0x18] = bios_strncmp;
|
|
1027 biosA0[0x19] = bios_strcpy;
|
|
1028 biosA0[0x1a] = bios_strncpy;
|
|
1029 biosA0[0x1b] = bios_strlen;
|
|
1030 biosA0[0x1c] = bios_index;
|
|
1031 biosA0[0x1d] = bios_rindex;
|
|
1032 biosA0[0x1e] = bios_strchr;
|
|
1033 biosA0[0x1f] = bios_strrchr;
|
|
1034 biosA0[0x20] = bios_strpbrk;
|
|
1035 biosA0[0x21] = bios_strspn;
|
|
1036 biosA0[0x22] = bios_strcspn;
|
|
1037 //biosA0[0x23] = bios_strtok;
|
|
1038 biosA0[0x24] = bios_strstr;
|
|
1039 biosA0[0x25] = bios_toupper;
|
|
1040 biosA0[0x26] = bios_tolower;
|
|
1041 biosA0[0x27] = bios_bcopy;
|
|
1042 biosA0[0x28] = bios_bzero;
|
|
1043 biosA0[0x29] = bios_bcmp;
|
|
1044 biosA0[0x2a] = bios_memcpy;
|
|
1045 biosA0[0x2b] = bios_memset;
|
|
1046 //biosA0[0x2c] = bios_memmove;
|
|
1047 biosA0[0x2c] = bios_memcpy; /* Our code should be compatible
|
|
1048 with both memcpy and memmove
|
|
1049 semantics. */
|
|
1050 biosA0[0x2d] = bios_memcmp;
|
|
1051 biosA0[0x2e] = bios_memchr;
|
|
1052
|
|
1053 biosA0[0x2f] = bios_rand;
|
|
1054 biosA0[0x30] = bios_srand;
|
|
1055
|
|
1056 //biosA0[0x31] = bios_qsort;
|
|
1057 //biosA0[0x32] = bios_strtod;
|
|
1058 biosA0[0x33] = bios_malloc;
|
|
1059 //biosA0[0x34] = bios_free;
|
|
1060 //biosA0[0x35] = bios_lsearch;
|
|
1061 //biosA0[0x36] = bios_bsearch;
|
|
1062 //biosA0[0x37] = bios_calloc;
|
|
1063 //biosA0[0x38] = bios_realloc;
|
|
1064 biosA0[0x39] = bios_InitHeap;
|
|
1065 //biosA0[0x3a] = bios__exit;
|
|
1066 biosA0[0x44] = bios_FlushCache;
|
|
1067 //biosA0[0x45] = bios_InstallInterruptHandler;
|
|
1068 //biosA0[0x4f] = bios_sys_a0_4f;
|
|
1069 //biosA0[0x50] = bios_sys_a0_50;
|
|
1070 biosA0[0x70] = bios__bu_init;
|
|
1071 biosA0[0x71] = bios__96_init;
|
|
1072 biosA0[0x72] = bios__96_remove;
|
|
1073 //biosA0[0x73] = bios_sys_a0_73;
|
|
1074 //biosA0[0x74] = bios_sys_a0_74;
|
|
1075 //biosA0[0x75] = bios_sys_a0_75;
|
|
1076 //biosA0[0x76] = bios_sys_a0_76;
|
|
1077 //biosA0[0x77] = bios_sys_a0_77;
|
|
1078 //biosA0[0x78] = bios__96_CdSeekL;
|
|
1079 //biosA0[0x79] = bios_sys_a0_79;
|
|
1080 //biosA0[0x7a] = bios_sys_a0_7a;
|
|
1081 //biosA0[0x7b] = bios_sys_a0_7b;
|
|
1082 //biosA0[0x7c] = bios__96_CdGetStatus;
|
|
1083 //biosA0[0x7d] = bios_sys_a0_7d;
|
|
1084 //biosA0[0x7e] = bios__96_CdRead;
|
|
1085 //biosA0[0x7f] = bios_sys_a0_7f;
|
|
1086 //biosA0[0x80] = bios_sys_a0_80;
|
|
1087 //biosA0[0x81] = bios_sys_a0_81;
|
|
1088 //biosA0[0x82] = bios_sys_a0_82;
|
|
1089 //biosA0[0x83] = bios_sys_a0_83;
|
|
1090 //biosA0[0x84] = bios_sys_a0_84;
|
|
1091 //biosA0[0x85] = bios__96_CdStop;
|
|
1092 //biosA0[0x86] = bios_sys_a0_86;
|
|
1093 //biosA0[0x87] = bios_sys_a0_87;
|
|
1094 //biosA0[0x88] = bios_sys_a0_88;
|
|
1095 //biosA0[0x89] = bios_sys_a0_89;
|
|
1096 //biosA0[0x8a] = bios_sys_a0_8a;
|
|
1097 //biosA0[0x8b] = bios_sys_a0_8b;
|
|
1098 //biosA0[0x8c] = bios_sys_a0_8c;
|
|
1099 //biosA0[0x8d] = bios_sys_a0_8d;
|
|
1100 //biosA0[0x8e] = bios_sys_a0_8e;
|
|
1101 //biosA0[0x8f] = bios_sys_a0_8f;
|
|
1102 //biosA0[0x90] = bios_sys_a0_90;
|
|
1103 //biosA0[0x91] = bios_sys_a0_91;
|
|
1104 //biosA0[0x92] = bios_sys_a0_92;
|
|
1105 //biosA0[0x93] = bios_sys_a0_93;
|
|
1106 //biosA0[0x94] = bios_sys_a0_94;
|
|
1107 //biosA0[0x95] = bios_sys_a0_95;
|
|
1108 //biosA0[0x96] = bios_AddCDROMDevice;
|
|
1109 //biosA0[0x97] = bios_AddMemCardDevide;
|
|
1110 //biosA0[0x98] = bios_DisableKernelIORedirection;
|
|
1111 //biosA0[0x99] = bios_EnableKernelIORedirection;
|
|
1112 //biosA0[0x9a] = bios_sys_a0_9a;
|
|
1113 //biosA0[0x9b] = bios_sys_a0_9b;
|
|
1114 //biosA0[0x9c] = bios_SetConf;
|
|
1115 //biosA0[0x9d] = bios_GetConf;
|
|
1116 //biosA0[0x9e] = bios_sys_a0_9e;
|
|
1117 //biosA0[0x9f] = bios_SetMem;
|
|
1118 //biosA0[0xa0] = bios__boot;
|
|
1119 //biosA0[0xa1] = bios_SystemError;
|
|
1120 //biosA0[0xa2] = bios_EnqueueCdIntr;
|
|
1121 //biosA0[0xa3] = bios_DequeueCdIntr;
|
|
1122 //biosA0[0xa4] = bios_sys_a0_a4;
|
|
1123 //biosA0[0xa5] = bios_ReadSector;
|
|
1124 //biosA0[0xa6] = bios_get_cd_status;
|
|
1125 //biosA0[0xa7] = bios_bufs_cb_0;
|
|
1126 //biosA0[0xa8] = bios_bufs_cb_1;
|
|
1127 //biosA0[0xa9] = bios_bufs_cb_2;
|
|
1128 //biosA0[0xaa] = bios_bufs_cb_3;
|
|
1129 //biosA0[0xab] = bios__card_info;
|
|
1130 //biosA0[0xac] = bios__card_load;
|
|
1131 //biosA0[0axd] = bios__card_auto;
|
|
1132 //biosA0[0xae] = bios_bufs_cd_4;
|
|
1133 //biosA0[0xaf] = bios_sys_a0_af;
|
|
1134 //biosA0[0xb0] = bios_sys_a0_b0;
|
|
1135 //biosA0[0xb1] = bios_sys_a0_b1;
|
|
1136 //biosA0[0xb2] = bios_do_a_long_jmp
|
|
1137 //biosA0[0xb3] = bios_sys_a0_b3;
|
|
1138 //biosA0[0xb4] = bios_sub_function;
|
|
1139 //*******************B0 CALLS****************************
|
|
1140 //biosB0[0x00] = bios_SysMalloc;
|
|
1141 //biosB0[0x01] = bios_sys_b0_01;
|
|
1142 biosB0[0x02] = bios_SetRCnt;
|
|
1143 biosB0[0x03] = bios_GetRCnt;
|
|
1144 biosB0[0x04] = bios_StartRCnt;
|
|
1145 biosB0[0x05] = bios_StopRCnt;
|
|
1146 biosB0[0x06] = bios_ResetRCnt;
|
|
1147 biosB0[0x07] = bios_DeliverEvent;
|
|
1148 biosB0[0x08] = bios_OpenEvent;
|
|
1149 biosB0[0x09] = bios_CloseEvent;
|
|
1150 biosB0[0x0a] = bios_WaitEvent;
|
|
1151 biosB0[0x0b] = bios_TestEvent;
|
|
1152 biosB0[0x0c] = bios_EnableEvent;
|
|
1153 biosB0[0x0d] = bios_DisableEvent;
|
|
1154 biosB0[0x0e] = bios_OpenTh;
|
|
1155 biosB0[0x0f] = bios_CloseTh;
|
|
1156 biosB0[0x10] = bios_ChangeTh;
|
|
1157 //biosB0[0x11] = bios_bios_b0_11;
|
|
1158 biosB0[0x17] = bios_ReturnFromException;
|
|
1159 biosB0[0x18] = bios_ResetEntryInt;
|
|
1160 biosB0[0x19] = bios_HookEntryInt;
|
|
1161 //biosB0[0x1a] = bios_sys_b0_1a;
|
|
1162 //biosB0[0x1b] = bios_sys_b0_1b;
|
|
1163 //biosB0[0x1c] = bios_sys_b0_1c;
|
|
1164 //biosB0[0x1d] = bios_sys_b0_1d;
|
|
1165 //biosB0[0x1e] = bios_sys_b0_1e;
|
|
1166 //biosB0[0x1f] = bios_sys_b0_1f;
|
|
1167 biosB0[0x20] = bios_UnDeliverEvent;
|
|
1168 //biosB0[0x21] = bios_sys_b0_21;
|
|
1169 //biosB0[0x22] = bios_sys_b0_22;
|
|
1170 //biosB0[0x23] = bios_sys_b0_23;
|
|
1171 //biosB0[0x24] = bios_sys_b0_24;
|
|
1172 //biosB0[0x25] = bios_sys_b0_25;
|
|
1173 //biosB0[0x26] = bios_sys_b0_26;
|
|
1174 //biosB0[0x27] = bios_sys_b0_27;
|
|
1175 //biosB0[0x28] = bios_sys_b0_28;
|
|
1176 //biosB0[0x29] = bios_sys_b0_29;
|
|
1177 //biosB0[0x2a] = bios_sys_b0_2a;
|
|
1178 //biosB0[0x2b] = bios_sys_b0_2b;
|
|
1179 //biosB0[0x2c] = bios_sys_b0_2c;
|
|
1180 //biosB0[0x2d] = bios_sys_b0_2d;
|
|
1181 //biosB0[0x2e] = bios_sys_b0_2e;
|
|
1182 //biosB0[0x2f] = bios_sys_b0_2f;
|
|
1183 //biosB0[0x30] = bios_sys_b0_30;
|
|
1184 //biosB0[0x31] = bios_sys_b0_31;
|
|
1185 biosB0[0x56] = bios_GetC0Table;
|
|
1186 biosB0[0x57] = bios_GetB0Table;
|
|
1187 //biosB0[0x58] = bios__card_chan;
|
|
1188 //biosB0[0x59] = bios_sys_b0_59;
|
|
1189 //biosB0[0x5a] = bios_sys_b0_5a;
|
|
1190 //biosB0[0x5c] = bios__card_status;
|
|
1191 //biosB0[0x5d] = bios__card_wait;
|
|
1192 //*******************C0 CALLS****************************
|
|
1193 //biosC0[0x00] = bios_InitRCnt;
|
|
1194 //biosC0[0x01] = bios_InitException;
|
|
1195 biosC0[0x02] = bios_SysEnqIntRP;
|
|
1196 biosC0[0x03] = bios_SysDeqIntRP;
|
|
1197 //biosC0[0x04] = bios_get_free_EvCB_slot;
|
|
1198 //biosC0[0x05] = bios_get_free_TCB_slot;
|
|
1199 //biosC0[0x06] = bios_ExceptionHandler;
|
|
1200 //biosC0[0x07] = bios_InstallExeptionHandler;
|
|
1201 //biosC0[0x08] = bios_SysInitMemory;
|
|
1202 //biosC0[0x09] = bios_SysInitKMem;
|
|
1203 biosC0[0x0a] = bios_ChangeClearRCnt;
|
|
1204 //biosC0[0x0b] = bios_SystemError;
|
|
1205 //biosC0[0x0c] = bios_InitDefInt;
|
|
1206 //biosC0[0x0d] = bios_sys_c0_0d;
|
|
1207 //biosC0[0x0e] = bios_sys_c0_0e;
|
|
1208 //biosC0[0x0f] = bios_sys_c0_0f;
|
|
1209 //biosC0[0x10] = bios_sys_c0_10;
|
|
1210 //biosC0[0x11] = bios_sys_c0_11;
|
|
1211 //biosC0[0x12] = bios_InstallDevices;
|
|
1212 //biosC0[0x13] = bios_FlushStfInOutPut;
|
|
1213 //biosC0[0x14] = bios_sys_c0_14;
|
|
1214 //biosC0[0x15] = bios__cdevinput;
|
|
1215 //biosC0[0x16] = bios__cdevscan;
|
|
1216 //biosC0[0x17] = bios__circgetc;
|
|
1217 //biosC0[0x18] = bios__circputc;
|
|
1218 //biosC0[0x19] = bios_ioabort;
|
|
1219 //biosC0[0x1a] = bios_sys_c0_1a
|
|
1220 //biosC0[0x1b] = bios_KernelRedirect;
|
|
1221 //biosC0[0x1c] = bios_PatchAOTable;
|
|
1222 //************** THE END ***************************************
|
|
1223
|
|
1224 base = 0x1000;
|
|
1225 size = sizeof(EvCB) * 32;
|
|
1226 Event = (void *)&psxR[base]; base+= size*6;
|
|
1227 memset(Event, 0, size * 6);
|
|
1228 //HwEV = Event;
|
|
1229 //EvEV = Event + 32;
|
|
1230 RcEV = Event + 32*2;
|
|
1231 //UeEV = Event + 32*3;
|
|
1232 //SwEV = Event + 32*4;
|
|
1233 //ThEV = Event + 32*5;
|
|
1234
|
|
1235 ptr = (u32*)&psxM[0x0874]; // b0 table
|
|
1236 ptr[0] = BFLIP32(0x4c54 - 0x884);
|
|
1237
|
|
1238 ptr = (u32*)&psxM[0x0674]; // c0 table
|
|
1239 ptr[6] = BFLIP32(0xc80);
|
|
1240
|
|
1241 memset(SysIntRP, 0, sizeof(SysIntRP));
|
|
1242 memset(Thread, 0, sizeof(Thread));
|
|
1243 Thread[0].status = BFLIP32(2); // main thread
|
|
1244
|
|
1245 psxMu32(0x0150) = BFLIP32(0x160);
|
|
1246 psxMu32(0x0154) = BFLIP32(0x320);
|
|
1247 psxMu32(0x0160) = BFLIP32(0x248);
|
|
1248 strcpy(&psxM[0x248], "bu");
|
|
1249
|
|
1250 /* psxMu32(0x0ca8) = BFLIP32(0x1f410004);
|
|
1251 psxMu32(0x0cf0) = BFLIP32(0x3c020000);
|
|
1252 psxMu32(0x0cf4) = BFLIP32(0x2442641c);
|
|
1253 psxMu32(0x09e0) = BFLIP32(0x43d0);
|
|
1254 psxMu32(0x4d98) = BFLIP32(0x946f000a);
|
|
1255 */
|
|
1256 // opcode HLE
|
|
1257 psxRu32(0x0000) = BFLIP32((0x3b << 26) | 4);
|
|
1258 psxMu32(0x0000) = BFLIP32((0x3b << 26) | 0);
|
|
1259 psxMu32(0x00a0) = BFLIP32((0x3b << 26) | 1);
|
|
1260 psxMu32(0x00b0) = BFLIP32((0x3b << 26) | 2);
|
|
1261 psxMu32(0x00c0) = BFLIP32((0x3b << 26) | 3);
|
|
1262 psxMu32(0x4c54) = BFLIP32((0x3b << 26) | 0);
|
|
1263 psxMu32(0x8000) = BFLIP32((0x3b << 26) | 5);
|
|
1264 psxMu32(0x07a0) = BFLIP32((0x3b << 26) | 0);
|
|
1265 psxMu32(0x0884) = BFLIP32((0x3b << 26) | 0);
|
|
1266 psxMu32(0x0894) = BFLIP32((0x3b << 26) | 0);
|
|
1267 }
|
|
1268
|
|
1269 void psxBiosShutdown() {
|
|
1270 }
|
|
1271
|
|
1272 void biosInterrupt() {
|
|
1273 if (BFLIP32(psxHu32(0x1070)) & 0x1) { // Vsync
|
|
1274 if (RcEV[3][1].status == BFLIP32S(EvStACTIVE)) {
|
|
1275 softCall(BFLIP32(RcEV[3][1].fhandler));
|
|
1276 // hwWrite32(0x1f801070, ~(1));
|
|
1277 }
|
|
1278 }
|
|
1279
|
|
1280 if (BFLIP32(psxHu32(0x1070)) & 0x70) { // Rcnt 0,1,2
|
|
1281 int i;
|
|
1282
|
|
1283 for (i=0; i<3; i++) {
|
|
1284 if (BFLIP32(psxHu32(0x1070)) & (1 << (i+4))) {
|
|
1285 if (RcEV[i][1].status == BFLIP32S(EvStACTIVE)) {
|
|
1286 softCall(BFLIP32(RcEV[i][1].fhandler));
|
|
1287 psxHwWrite32(0x1f801070, ~(1 << (i+4)));
|
|
1288 }
|
|
1289 }
|
|
1290 }
|
|
1291 }
|
|
1292 }
|
|
1293
|
|
1294 static INLINE void SaveRegs() {
|
|
1295 memcpy(regs, psxRegs.GPR.r, 32*4);
|
|
1296 regs[32] = psxRegs.GPR.n.lo;
|
|
1297 regs[33] = psxRegs.GPR.n.hi;
|
|
1298 regs[34] = psxRegs.pc;
|
|
1299 }
|
|
1300
|
|
1301 void psxBiosException() {
|
|
1302 int i;
|
|
1303
|
|
1304 switch (psxRegs.CP0.n.Cause & 0x3c) {
|
|
1305 case 0x00: // Interrupt
|
|
1306 #ifdef PSXCPU_LOG
|
|
1307 // PSXCPU_LOG("interrupt\n");
|
|
1308 #endif
|
|
1309 SaveRegs();
|
|
1310
|
|
1311 biosInterrupt();
|
|
1312
|
|
1313 for (i=0; i<8; i++) {
|
|
1314 if (SysIntRP[i]) {
|
|
1315 u32 *queue = (u32*)PSXM(SysIntRP[i]);
|
|
1316
|
|
1317 s0 = BFLIP32(queue[2]);
|
|
1318 softCall(BFLIP32(queue[1]));
|
|
1319 }
|
|
1320 }
|
|
1321
|
|
1322 if (jmp_int != NULL) {
|
|
1323 int i;
|
|
1324
|
|
1325 psxHwWrite32(0x1f801070, 0xffffffff);
|
|
1326
|
|
1327 ra = BFLIP32(jmp_int[0]);
|
|
1328 sp = BFLIP32(jmp_int[1]);
|
|
1329 fp = BFLIP32(jmp_int[2]);
|
|
1330 for (i=0; i<8; i++) // s0-s7
|
|
1331 psxRegs.GPR.r[16+i] = BFLIP32(jmp_int[3+i]);
|
|
1332 gp = BFLIP32(jmp_int[11]);
|
|
1333
|
|
1334 v0 = 1;
|
|
1335 pc0 = ra;
|
|
1336 return;
|
|
1337 }
|
|
1338 psxHwWrite16(0x1f801070, 0);
|
|
1339 break;
|
|
1340 case 0x20: // Syscall
|
|
1341 #ifdef PSXCPU_LOG
|
|
1342 // PSXCPU_LOG("syscall exp %x\n", a0);
|
|
1343 #endif
|
|
1344 switch (a0) {
|
|
1345 case 1: // EnterCritical - disable irq's
|
|
1346 psxRegs.CP0.n.Status&=~0x404; break;
|
|
1347 case 2: // ExitCritical - enable irq's
|
|
1348 psxRegs.CP0.n.Status|= 0x404; break;
|
|
1349 }
|
|
1350 pc0 = psxRegs.CP0.n.EPC + 4;
|
|
1351
|
|
1352 psxRegs.CP0.n.Status = (psxRegs.CP0.n.Status & 0xfffffff0) |
|
|
1353 ((psxRegs.CP0.n.Status & 0x3c) >> 2);
|
|
1354 return;
|
|
1355 default:
|
|
1356 #ifdef PSXCPU_LOG
|
|
1357 PSXCPU_LOG("unk exp\n");
|
|
1358 #endif
|
|
1359 break;
|
|
1360 }
|
|
1361
|
|
1362 pc0 = psxRegs.CP0.n.EPC;
|
|
1363 if (psxRegs.CP0.n.Cause & 0x80000000) pc0+=4;
|
|
1364
|
|
1365 psxRegs.CP0.n.Status = (psxRegs.CP0.n.Status & 0xfffffff0) |
|
|
1366 ((psxRegs.CP0.n.Status & 0x3c) >> 2);
|
|
1367 }
|