comparison etc/Makefile @ 80342:b7bed0a77336

(verilog-read-decls): Fix AUTOINPUT/AUTOOUTPUT mis-including genvars.
author Dan Nicolaescu <dann@ics.uci.edu>
date Wed, 19 Mar 2008 03:43:11 +0000
parents 1dd7437446ea
children
comparison
equal deleted inserted replaced
80341:25f843ea0096 80342:b7bed0a77336