annotate i386/cputest.c @ 2946:ac94d509884e libavcodec

dvbsub encoder, patch by Wolfram Gloger < wmglo AH dent POIS med POIS uni-muenchen POIS de > Original thread: Date: 8 Oct 2005 09:35:38 -0000 Subject: [Ffmpeg-devel] [PATCH] dvdsub encoder -- 2nd version
author gpoirier
date Mon, 14 Nov 2005 22:17:29 +0000
parents 55a72627a2c5
children ef2149182f1c
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
1 /* Cpu detection code, extracted from mmx.h ((c)1997-99 by H. Dietz
429
718a22dc121f license/copyright change
glantau
parents: 43
diff changeset
2 and R. Fisher). Converted to C and improved by Fabrice Bellard */
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
3
986e461dc072 Initial revision
glantau
parents:
diff changeset
4 #include <stdlib.h>
986e461dc072 Initial revision
glantau
parents:
diff changeset
5 #include "../dsputil.h"
986e461dc072 Initial revision
glantau
parents:
diff changeset
6
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
7 #ifdef ARCH_X86_64
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
8 # define REG_b "rbx"
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
9 # define REG_S "rsi"
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
10 #else
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
11 # define REG_b "ebx"
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
12 # define REG_S "esi"
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
13 #endif
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
14
22
c31fb57d17a6 Suppressing external gas stuff to improve portability to Win32
nickols_k
parents: 16
diff changeset
15 /* ebx saving is necessary for PIC. gcc seems unable to see it alone */
c31fb57d17a6 Suppressing external gas stuff to improve portability to Win32
nickols_k
parents: 16
diff changeset
16 #define cpuid(index,eax,ebx,ecx,edx)\
43
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
17 __asm __volatile\
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
18 ("mov %%"REG_b", %%"REG_S"\n\t"\
22
c31fb57d17a6 Suppressing external gas stuff to improve portability to Win32
nickols_k
parents: 16
diff changeset
19 "cpuid\n\t"\
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
20 "xchg %%"REG_b", %%"REG_S\
22
c31fb57d17a6 Suppressing external gas stuff to improve portability to Win32
nickols_k
parents: 16
diff changeset
21 : "=a" (eax), "=S" (ebx),\
c31fb57d17a6 Suppressing external gas stuff to improve portability to Win32
nickols_k
parents: 16
diff changeset
22 "=c" (ecx), "=d" (edx)\
43
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
23 : "0" (index));
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
24
986e461dc072 Initial revision
glantau
parents:
diff changeset
25 /* Function to test if multimedia instructions are supported... */
986e461dc072 Initial revision
glantau
parents:
diff changeset
26 int mm_support(void)
986e461dc072 Initial revision
glantau
parents:
diff changeset
27 {
2377
9214c91cdfb7 detect sse on athlon-xp patch by (matthieu castet <castet >.< matthieu >at< free >.< fr>)
michael
parents: 2300
diff changeset
28 int rval = 0;
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
29 int eax, ebx, ecx, edx;
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
30 int max_std_level, max_ext_level, std_caps=0, ext_caps=0;
2300
40542ea560d5 gcc 3.4.3 preversions do not appreciate invalid instruction and operand combinations anymore patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2293
diff changeset
31 long a, c;
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
32
986e461dc072 Initial revision
glantau
parents:
diff changeset
33 __asm__ __volatile__ (
986e461dc072 Initial revision
glantau
parents:
diff changeset
34 /* See if CPUID instruction is supported ... */
986e461dc072 Initial revision
glantau
parents:
diff changeset
35 /* ... Get copies of EFLAGS into eax and ecx */
986e461dc072 Initial revision
glantau
parents:
diff changeset
36 "pushf\n\t"
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
37 "pop %0\n\t"
2300
40542ea560d5 gcc 3.4.3 preversions do not appreciate invalid instruction and operand combinations anymore patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2293
diff changeset
38 "mov %0, %1\n\t"
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
39
986e461dc072 Initial revision
glantau
parents:
diff changeset
40 /* ... Toggle the ID bit in one copy and store */
986e461dc072 Initial revision
glantau
parents:
diff changeset
41 /* to the EFLAGS reg */
2300
40542ea560d5 gcc 3.4.3 preversions do not appreciate invalid instruction and operand combinations anymore patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2293
diff changeset
42 "xor $0x200000, %0\n\t"
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
43 "push %0\n\t"
986e461dc072 Initial revision
glantau
parents:
diff changeset
44 "popf\n\t"
986e461dc072 Initial revision
glantau
parents:
diff changeset
45
986e461dc072 Initial revision
glantau
parents:
diff changeset
46 /* ... Get the (hopefully modified) EFLAGS */
986e461dc072 Initial revision
glantau
parents:
diff changeset
47 "pushf\n\t"
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2129
diff changeset
48 "pop %0\n\t"
2300
40542ea560d5 gcc 3.4.3 preversions do not appreciate invalid instruction and operand combinations anymore patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2293
diff changeset
49 : "=a" (a), "=c" (c)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
50 :
986e461dc072 Initial revision
glantau
parents:
diff changeset
51 : "cc"
986e461dc072 Initial revision
glantau
parents:
diff changeset
52 );
986e461dc072 Initial revision
glantau
parents:
diff changeset
53
2300
40542ea560d5 gcc 3.4.3 preversions do not appreciate invalid instruction and operand combinations anymore patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 2293
diff changeset
54 if (a == c)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
55 return 0; /* CPUID not supported */
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
56
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
57 cpuid(0, max_std_level, ebx, ecx, edx);
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
58
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
59 if(max_std_level >= 1){
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
60 cpuid(1, eax, ebx, ecx, std_caps);
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
61 if (std_caps & (1<<23))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
62 rval |= MM_MMX;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
63 if (std_caps & (1<<25))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
64 rval |= MM_MMXEXT | MM_SSE;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
65 if (std_caps & (1<<26))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
66 rval |= MM_SSE2;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
67 }
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
68
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
69 cpuid(0x80000000, max_ext_level, ebx, ecx, edx);
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
70
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
71 if(max_ext_level >= 0x80000001){
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
72 cpuid(0x80000001, eax, ebx, ecx, ext_caps);
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
73 if (ext_caps & (1<<31))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
74 rval |= MM_3DNOW;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
75 if (ext_caps & (1<<30))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
76 rval |= MM_3DNOWEXT;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
77 if (ext_caps & (1<<23))
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
78 rval |= MM_MMX;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
79 }
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
80
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
81 cpuid(0, eax, ebx, ecx, edx);
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
82 if ( ebx == 0x68747541 &&
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
83 edx == 0x69746e65 &&
986e461dc072 Initial revision
glantau
parents:
diff changeset
84 ecx == 0x444d4163) {
986e461dc072 Initial revision
glantau
parents:
diff changeset
85 /* AMD */
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
86 if(ext_caps & (1<<22))
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
87 rval |= MM_MMXEXT;
889
6a9c3ecf2dec via c3 detection patch by (Francisco Javier Cabello Torres <fjcabello at visual-tools dot com>)
michaelni
parents: 429
diff changeset
88 } else if (ebx == 0x746e6543 &&
6a9c3ecf2dec via c3 detection patch by (Francisco Javier Cabello Torres <fjcabello at visual-tools dot com>)
michaelni
parents: 429
diff changeset
89 edx == 0x48727561 &&
6a9c3ecf2dec via c3 detection patch by (Francisco Javier Cabello Torres <fjcabello at visual-tools dot com>)
michaelni
parents: 429
diff changeset
90 ecx == 0x736c7561) { /* "CentaurHauls" */
6a9c3ecf2dec via c3 detection patch by (Francisco Javier Cabello Torres <fjcabello at visual-tools dot com>)
michaelni
parents: 429
diff changeset
91 /* VIA C3 */
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
92 if(ext_caps & (1<<24))
896
d774ded81bf6 via c3 fix patch by (Francisco Javier Cabello Torres <fjcabello at visual-tools dot com>)
michaelni
parents: 889
diff changeset
93 rval |= MM_MMXEXT;
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
94 } else if (ebx == 0x69727943 &&
986e461dc072 Initial revision
glantau
parents:
diff changeset
95 edx == 0x736e4978 &&
986e461dc072 Initial revision
glantau
parents:
diff changeset
96 ecx == 0x64616574) {
986e461dc072 Initial revision
glantau
parents:
diff changeset
97 /* Cyrix Section */
986e461dc072 Initial revision
glantau
parents:
diff changeset
98 /* See if extended CPUID level 80000001 is supported */
986e461dc072 Initial revision
glantau
parents:
diff changeset
99 /* The value of CPUID/80000001 for the 6x86MX is undefined
986e461dc072 Initial revision
glantau
parents:
diff changeset
100 according to the Cyrix CPU Detection Guide (Preliminary
986e461dc072 Initial revision
glantau
parents:
diff changeset
101 Rev. 1.01 table 1), so we'll check the value of eax for
986e461dc072 Initial revision
glantau
parents:
diff changeset
102 CPUID/0 to see if standard CPUID level 2 is supported.
986e461dc072 Initial revision
glantau
parents:
diff changeset
103 According to the table, the only CPU which supports level
986e461dc072 Initial revision
glantau
parents:
diff changeset
104 2 is also the only one which supports extended CPUID levels.
986e461dc072 Initial revision
glantau
parents:
diff changeset
105 */
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
106 if (eax < 2)
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
107 return rval;
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
108 if (ext_caps & (1<<24))
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
109 rval |= MM_MMXEXT;
986e461dc072 Initial revision
glantau
parents:
diff changeset
110 }
2388
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
111 #if 0
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
112 av_log(NULL, AV_LOG_DEBUG, "%s%s%s%s%s%s\n",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
113 (rval&MM_MMX) ? "MMX ":"",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
114 (rval&MM_MMXEXT) ? "MMX2 ":"",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
115 (rval&MM_SSE) ? "SSE ":"",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
116 (rval&MM_SSE2) ? "SSE2 ":"",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
117 (rval&MM_3DNOW) ? "3DNow ":"",
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
118 (rval&MM_3DNOWEXT) ? "3DNowExt ":"");
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
119 #endif
55a72627a2c5 x86 cpu capabilities detection rewrite / cleanup
michael
parents: 2377
diff changeset
120 return rval;
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
121 }
43
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
122
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
123 #ifdef __TEST__
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
124 int main ( void )
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
125 {
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
126 int mm_flags;
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
127 mm_flags = mm_support();
2129
b60148985201 10l and better MMX/SSE detection for VIA1000
michael
parents: 2092
diff changeset
128 printf("mm_support = 0x%08X\n",mm_flags);
43
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
129 return 0;
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
130 }
ab64a3fc62bf Portability and testing issues
nickols_k
parents: 22
diff changeset
131 #endif