Mercurial > mplayer.hg
annotate vidix/drivers/radeon.h @ 14821:141cd95300dc
where the hell they got these infos from
author | alex |
---|---|
date | Fri, 25 Feb 2005 11:47:46 +0000 |
parents | 034b12194350 |
children |
rev | line source |
---|---|
3996 | 1 /* |
2 * radeon.h | |
3 * This software has been released under the terms of the GNU Public | |
4 * license. See http://www.gnu.org/copyleft/gpl.html for details. | |
5 * | |
6 * This collection of definition was written by Nick Kurshev | |
7 * It's based on radeonfb, X11, GATOS sources | |
8 * and partly compatible with Rage128 set (in OV0, CAP0, CAP1 parts) | |
9 */ | |
10 | |
11 #ifndef _RADEON_H | |
12 #define _RADEON_H | |
13 | |
14 #define RADEON_REGSIZE 0x4000 | |
15 #define MM_INDEX 0x0000 | |
16 /* MM_INDEX bit constants */ | |
17 # define MM_APER 0x80000000 | |
18 #define MM_DATA 0x0004 | |
19 #define BUS_CNTL 0x0030 | |
20 /* BUS_CNTL bit constants */ | |
21 # define BUS_DBL_RESYNC 0x00000001 | |
22 # define BUS_MSTR_RESET 0x00000002 | |
23 # define BUS_FLUSH_BUF 0x00000004 | |
24 # define BUS_STOP_REQ_DIS 0x00000008 | |
25 # define BUS_ROTATION_DIS 0x00000010 | |
26 # define BUS_MASTER_DIS 0x00000040 | |
27 # define BUS_ROM_WRT_EN 0x00000080 | |
28 # define BUS_DIS_ROM 0x00001000 | |
29 # define BUS_PCI_READ_RETRY_EN 0x00002000 | |
30 # define BUS_AGP_AD_STEPPING_EN 0x00004000 | |
31 # define BUS_PCI_WRT_RETRY_EN 0x00008000 | |
32 # define BUS_MSTR_RD_MULT 0x00100000 | |
33 # define BUS_MSTR_RD_LINE 0x00200000 | |
34 # define BUS_SUSPEND 0x00400000 | |
35 # define LAT_16X 0x00800000 | |
36 # define BUS_RD_DISCARD_EN 0x01000000 | |
37 # define BUS_RD_ABORT_EN 0x02000000 | |
38 # define BUS_MSTR_WS 0x04000000 | |
39 # define BUS_PARKING_DIS 0x08000000 | |
40 # define BUS_MSTR_DISCONNECT_EN 0x10000000 | |
41 # define BUS_WRT_BURST 0x20000000 | |
42 # define BUS_READ_BURST 0x40000000 | |
43 # define BUS_RDY_READ_DLY 0x80000000 | |
44 #define HI_STAT 0x004C | |
45 #define BUS_CNTL1 0x0034 | |
46 # define BUS_WAIT_ON_LOCK_EN (1 << 4) | |
47 #define I2C_CNTL_0 0x0090 | |
48 # define I2C_DONE (1<<0) | |
49 # define I2C_NACK (1<<1) | |
50 # define I2C_HALT (1<<2) | |
51 # define I2C_SOFT_RST (1<<5) | |
52 # define I2C_DRIVE_EN (1<<6) | |
53 # define I2C_DRIVE_SEL (1<<7) | |
54 # define I2C_START (1<<8) | |
55 # define I2C_STOP (1<<9) | |
56 # define I2C_RECEIVE (1<<10) | |
57 # define I2C_ABORT (1<<11) | |
58 # define I2C_GO (1<<12) | |
59 # define I2C_SEL (1<<16) | |
60 # define I2C_EN (1<<17) | |
61 #define I2C_CNTL_1 0x0094 | |
62 #define I2C_DATA 0x0098 | |
63 #define CONFIG_CNTL 0x00E0 | |
64 /* CONFIG_CNTL bit constants */ | |
65 # define CFG_VGA_RAM_EN 0x00000100 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
66 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
67 #define GEN_RESET_CNTL 0x00f0 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
68 # define SOFT_RESET_GUI 0x00000001 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
69 # define SOFT_RESET_VCLK 0x00000100 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
70 # define SOFT_RESET_PCLK 0x00000200 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
71 # define SOFT_RESET_ECP 0x00000400 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
72 # define SOFT_RESET_DISPENG_XCLK 0x00000800 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
73 # define SOFT_RESET_MEMCTLR_XCLK 0x00001000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
74 #endif |
3996 | 75 #define CONFIG_MEMSIZE 0x00F8 |
76 #define CONFIG_APER_0_BASE 0x0100 | |
77 #define CONFIG_APER_1_BASE 0x0104 | |
78 #define CONFIG_APER_SIZE 0x0108 | |
79 #define CONFIG_REG_1_BASE 0x010C | |
80 #define CONFIG_REG_APER_SIZE 0x0110 | |
81 #define PAD_AGPINPUT_DELAY 0x0164 | |
82 #define PAD_CTLR_STRENGTH 0x0168 | |
83 #define PAD_CTLR_UPDATE 0x016C | |
84 #define AGP_CNTL 0x0174 | |
85 # define AGP_APER_SIZE_256MB (0x00 << 0) | |
86 # define AGP_APER_SIZE_128MB (0x20 << 0) | |
87 # define AGP_APER_SIZE_64MB (0x30 << 0) | |
88 # define AGP_APER_SIZE_32MB (0x38 << 0) | |
89 # define AGP_APER_SIZE_16MB (0x3c << 0) | |
90 # define AGP_APER_SIZE_8MB (0x3e << 0) | |
91 # define AGP_APER_SIZE_4MB (0x3f << 0) | |
92 # define AGP_APER_SIZE_MASK (0x3f << 0) | |
93 #define AMCGPIO_A_REG 0x01a0 | |
94 #define AMCGPIO_EN_REG 0x01a8 | |
95 #define AMCGPIO_MASK 0x0194 | |
96 #define AMCGPIO_Y_REG 0x01a4 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
97 /*#define BM_STATUS 0x0160*/ |
3996 | 98 #define MPP_TB_CONFIG 0x01c0 /* ? */ |
99 #define MPP_GP_CONFIG 0x01c8 /* ? */ | |
100 #define VENDOR_ID 0x0F00 | |
101 #define DEVICE_ID 0x0F02 | |
102 #define COMMAND 0x0F04 | |
103 #define STATUS 0x0F06 | |
104 #define REVISION_ID 0x0F08 | |
105 #define REGPROG_INF 0x0F09 | |
106 #define SUB_CLASS 0x0F0A | |
107 #define CACHE_LINE 0x0F0C | |
108 #define LATENCY 0x0F0D | |
109 #define HEADER 0x0F0E | |
110 #define BIST 0x0F0F | |
111 #define REG_MEM_BASE 0x0F10 | |
112 #define REG_IO_BASE 0x0F14 | |
113 #define REG_REG_BASE 0x0F18 | |
114 #define ADAPTER_ID 0x0F2C | |
115 #define BIOS_ROM 0x0F30 | |
116 #define CAPABILITIES_PTR 0x0F34 | |
117 #define INTERRUPT_LINE 0x0F3C | |
118 #define INTERRUPT_PIN 0x0F3D | |
119 #define MIN_GRANT 0x0F3E | |
120 #define MAX_LATENCY 0x0F3F | |
121 #define ADAPTER_ID_W 0x0F4C | |
122 #define PMI_CAP_ID 0x0F50 | |
123 #define PMI_NXT_CAP_PTR 0x0F51 | |
124 #define PMI_PMC_REG 0x0F52 | |
125 #define PM_STATUS 0x0F54 | |
126 #define PMI_DATA 0x0F57 | |
127 #define AGP_CAP_ID 0x0F58 | |
128 #define AGP_STATUS 0x0F5C | |
129 # define AGP_1X_MODE 0x01 | |
130 # define AGP_2X_MODE 0x02 | |
131 # define AGP_4X_MODE 0x04 | |
132 # define AGP_MODE_MASK 0x07 | |
133 #define AGP_COMMAND 0x0F60 | |
134 | |
135 /* Video muxer unit */ | |
136 #define VIDEOMUX_CNTL 0x0190 | |
137 #define VIPPAD_MASK 0x0198 | |
138 #define VIPPAD1_A 0x01AC | |
139 #define VIPPAD1_EN 0x01B0 | |
140 #define VIPPAD1_Y 0x01B4 | |
141 | |
142 #define AIC_CTRL 0x01D0 | |
143 #define AIC_STAT 0x01D4 | |
144 #define AIC_PT_BASE 0x01D8 | |
145 #define AIC_LO_ADDR 0x01DC | |
146 #define AIC_HI_ADDR 0x01E0 | |
147 #define AIC_TLB_ADDR 0x01E4 | |
148 #define AIC_TLB_DATA 0x01E8 | |
149 #define DAC_CNTL 0x0058 | |
150 /* DAC_CNTL bit constants */ | |
151 # define DAC_8BIT_EN 0x00000100 | |
152 # define DAC_4BPP_PIX_ORDER 0x00000200 | |
153 # define DAC_CRC_EN 0x00080000 | |
154 # define DAC_MASK_ALL (0xff << 24) | |
155 # define DAC_VGA_ADR_EN (1 << 13) | |
156 # define DAC_RANGE_CNTL (3 << 0) | |
157 # define DAC_BLANKING (1 << 2) | |
158 #define DAC_CNTL2 0x007c | |
159 /* DAC_CNTL2 bit constants */ | |
160 # define DAC2_DAC_CLK_SEL (1 << 0) | |
161 # define DAC2_DAC2_CLK_SEL (1 << 1) | |
162 # define DAC2_PALETTE_ACC_CTL (1 << 5) | |
163 #define TV_DAC_CNTL 0x088c | |
164 /* TV_DAC_CNTL bit constants */ | |
165 # define TV_DAC_STD_MASK 0x0300 | |
166 # define TV_DAC_RDACPD (1 << 24) | |
167 # define TV_DAC_GDACPD (1 << 25) | |
168 # define TV_DAC_BDACPD (1 << 26) | |
169 #define CRTC_GEN_CNTL 0x0050 | |
170 /* CRTC_GEN_CNTL bit constants */ | |
171 # define CRTC_DBL_SCAN_EN 0x00000001 | |
172 # define CRTC_INTERLACE_EN (1 << 1) | |
173 # define CRTC_CSYNC_EN (1 << 4) | |
174 # define CRTC_CUR_EN 0x00010000 | |
175 # define CRTC_CUR_MODE_MASK (7 << 17) | |
176 # define CRTC_ICON_EN (1 << 20) | |
177 # define CRTC_EXT_DISP_EN (1 << 24) | |
178 # define CRTC_EN (1 << 25) | |
179 # define CRTC_DISP_REQ_EN_B (1 << 26) | |
180 #define CRTC2_GEN_CNTL 0x03f8 | |
181 /* CRTC2_GEN_CNTL bit constants */ | |
182 # define CRTC2_DBL_SCAN_EN (1 << 0) | |
183 # define CRTC2_INTERLACE_EN (1 << 1) | |
184 # define CRTC2_SYNC_TRISTAT (1 << 4) | |
185 # define CRTC2_HSYNC_TRISTAT (1 << 5) | |
186 # define CRTC2_VSYNC_TRISTAT (1 << 6) | |
187 # define CRTC2_CRT2_ON (1 << 7) | |
188 # define CRTC2_ICON_EN (1 << 15) | |
189 # define CRTC2_CUR_EN (1 << 16) | |
190 # define CRTC2_CUR_MODE_MASK (7 << 20) | |
191 # define CRTC2_DISP_DIS (1 << 23) | |
192 # define CRTC2_EN (1 << 25) | |
193 # define CRTC2_DISP_REQ_EN_B (1 << 26) | |
194 # define CRTC2_HSYNC_DIS (1 << 28) | |
195 # define CRTC2_VSYNC_DIS (1 << 29) | |
196 #define MEM_CNTL 0x0140 | |
197 /* MEM_CNTL bit constants */ | |
198 # define MEM_CTLR_STATUS_IDLE 0x00000000 | |
199 # define MEM_CTLR_STATUS_BUSY 0x00100000 | |
200 # define MEM_SEQNCR_STATUS_IDLE 0x00000000 | |
201 # define MEM_SEQNCR_STATUS_BUSY 0x00200000 | |
202 # define MEM_ARBITER_STATUS_IDLE 0x00000000 | |
203 # define MEM_ARBITER_STATUS_BUSY 0x00400000 | |
204 # define MEM_REQ_UNLOCK 0x00000000 | |
205 # define MEM_REQ_LOCK 0x00800000 | |
206 #define EXT_MEM_CNTL 0x0144 | |
207 #define MC_AGP_LOCATION 0x014C | |
208 #define MEM_IO_CNTL_A0 0x0178 | |
209 #define MEM_INIT_LATENCY_TIMER 0x0154 | |
210 #define MEM_SDRAM_MODE_REG 0x0158 | |
211 #define AGP_BASE 0x0170 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
212 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
213 #define PCI_GART_PAGE 0x017c |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
214 #define PC_NGUI_MODE 0x0180 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
215 #define PC_NGUI_CTLSTAT 0x0184 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
216 # define PC_FLUSH_GUI (3 << 0) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
217 # define PC_RI_GUI (1 << 2) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
218 # define PC_FLUSH_ALL 0x00ff |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
219 # define PC_BUSY (1 << 31) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
220 #define PC_MISC_CNTL 0x0188 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
221 #else |
3996 | 222 #define MEM_IO_CNTL_A1 0x017C |
223 #define MEM_IO_CNTL_B0 0x0180 | |
224 #define MEM_IO_CNTL_B1 0x0184 | |
225 #define MC_DEBUG 0x0188 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
226 #endif |
3996 | 227 #define MC_STATUS 0x0150 |
228 #define MEM_IO_OE_CNTL 0x018C | |
229 #define MC_FB_LOCATION 0x0148 | |
230 #define HOST_PATH_CNTL 0x0130 | |
231 #define MEM_VGA_WP_SEL 0x0038 | |
232 #define MEM_VGA_RP_SEL 0x003C | |
233 #define HDP_DEBUG 0x0138 | |
234 #define SW_SEMAPHORE 0x013C | |
235 #define SURFACE_CNTL 0x0B00 | |
236 /* SURFACE_CNTL bit constants */ | |
237 # define SURF_TRANSLATION_DIS (1 << 8) | |
238 # define NONSURF_AP0_SWP_16BPP (1 << 20) | |
239 # define NONSURF_AP0_SWP_32BPP (2 << 20) | |
240 #define SURFACE0_LOWER_BOUND 0x0B04 | |
241 #define SURFACE1_LOWER_BOUND 0x0B14 | |
242 #define SURFACE2_LOWER_BOUND 0x0B24 | |
243 #define SURFACE3_LOWER_BOUND 0x0B34 | |
244 #define SURFACE4_LOWER_BOUND 0x0B44 | |
245 #define SURFACE5_LOWER_BOUND 0x0B54 | |
246 #define SURFACE6_LOWER_BOUND 0x0B64 | |
247 #define SURFACE7_LOWER_BOUND 0x0B74 | |
248 #define SURFACE0_UPPER_BOUND 0x0B08 | |
249 #define SURFACE1_UPPER_BOUND 0x0B18 | |
250 #define SURFACE2_UPPER_BOUND 0x0B28 | |
251 #define SURFACE3_UPPER_BOUND 0x0B38 | |
252 #define SURFACE4_UPPER_BOUND 0x0B48 | |
253 #define SURFACE5_UPPER_BOUND 0x0B58 | |
254 #define SURFACE6_UPPER_BOUND 0x0B68 | |
255 #define SURFACE7_UPPER_BOUND 0x0B78 | |
256 #define SURFACE0_INFO 0x0B0C | |
257 #define SURFACE1_INFO 0x0B1C | |
258 #define SURFACE2_INFO 0x0B2C | |
259 #define SURFACE3_INFO 0x0B3C | |
260 #define SURFACE4_INFO 0x0B4C | |
261 #define SURFACE5_INFO 0x0B5C | |
262 #define SURFACE6_INFO 0x0B6C | |
263 #define SURFACE7_INFO 0x0B7C | |
264 #define SURFACE_ACCESS_FLAGS 0x0BF8 | |
265 #define SURFACE_ACCESS_CLR 0x0BFC | |
266 #define GEN_INT_CNTL 0x0040 | |
267 #define GEN_INT_STATUS 0x0044 | |
268 # define VSYNC_INT_AK (1 << 2) | |
269 # define VSYNC_INT (1 << 2) | |
270 #define CRTC_EXT_CNTL 0x0054 | |
271 /* CRTC_EXT_CNTL bit constants */ | |
272 # define CRTC_VGA_XOVERSCAN (1 << 0) | |
273 # define VGA_ATI_LINEAR 0x00000008 | |
274 # define VGA_128KAP_PAGING 0x00000010 | |
275 # define XCRT_CNT_EN (1 << 6) | |
276 # define CRTC_HSYNC_DIS (1 << 8) | |
277 # define CRTC_VSYNC_DIS (1 << 9) | |
278 # define CRTC_DISPLAY_DIS (1 << 10) | |
279 # define CRTC_SYNC_TRISTAT (1 << 11) | |
280 # define CRTC_CRT_ON (1 << 15) | |
281 #define CRTC_EXT_CNTL_DPMS_BYTE 0x0055 | |
282 # define CRTC_HSYNC_DIS_BYTE (1 << 0) | |
283 # define CRTC_VSYNC_DIS_BYTE (1 << 1) | |
284 # define CRTC_DISPLAY_DIS_BYTE (1 << 2) | |
285 #define RB3D_CNTL 0x1C3C | |
286 #define WAIT_UNTIL 0x1720 | |
287 #define ISYNC_CNTL 0x1724 | |
288 #define RBBM_GUICNTL 0x172C | |
289 #define RBBM_STATUS 0x0E40 | |
290 # define RBBM_FIFOCNT_MASK 0x007f | |
291 # define RBBM_ACTIVE (1 << 31) | |
292 #define RBBM_STATUS_alt_1 0x1740 | |
293 #define RBBM_CNTL 0x00EC | |
294 #define RBBM_CNTL_alt_1 0x0E44 | |
295 #define RBBM_SOFT_RESET 0x00F0 | |
296 /* RBBM_SOFT_RESET bit constants */ | |
297 # define SOFT_RESET_CP (1 << 0) | |
298 # define SOFT_RESET_HI (1 << 1) | |
299 # define SOFT_RESET_SE (1 << 2) | |
300 # define SOFT_RESET_RE (1 << 3) | |
301 # define SOFT_RESET_PP (1 << 4) | |
302 # define SOFT_RESET_E2 (1 << 5) | |
303 # define SOFT_RESET_RB (1 << 6) | |
304 # define SOFT_RESET_HDP (1 << 7) | |
305 #define RBBM_SOFT_RESET_alt_1 0x0E48 | |
306 #define NQWAIT_UNTIL 0x0E50 | |
307 #define RBBM_DEBUG 0x0E6C | |
308 #define RBBM_CMDFIFO_ADDR 0x0E70 | |
309 #define RBBM_CMDFIFO_DATAL 0x0E74 | |
310 #define RBBM_CMDFIFO_DATAH 0x0E78 | |
311 #define RBBM_CMDFIFO_STAT 0x0E7C | |
312 #define CRTC_STATUS 0x005C | |
313 /* CRTC_STATUS bit constants */ | |
314 # define CRTC_VBLANK 0x00000001 | |
315 # define CRTC_VBLANK_SAVE ( 1 << 1) | |
316 #define GPIO_VGA_DDC 0x0060 | |
317 #define GPIO_DVI_DDC 0x0064 | |
318 #define GPIO_MONID 0x0068 | |
319 #define PALETTE_INDEX 0x00B0 | |
320 #define PALETTE_DATA 0x00B4 | |
321 #define PALETTE_30_DATA 0x00B8 | |
322 #define CRTC_H_TOTAL_DISP 0x0200 | |
323 # define CRTC_H_TOTAL (0x03ff << 0) | |
324 # define CRTC_H_TOTAL_SHIFT 0 | |
325 # define CRTC_H_DISP (0x01ff << 16) | |
326 # define CRTC_H_DISP_SHIFT 16 | |
327 #define CRTC2_H_TOTAL_DISP 0x0300 | |
328 # define CRTC2_H_TOTAL (0x03ff << 0) | |
329 # define CRTC2_H_TOTAL_SHIFT 0 | |
330 # define CRTC2_H_DISP (0x01ff << 16) | |
331 # define CRTC2_H_DISP_SHIFT 16 | |
332 #define CRTC_H_SYNC_STRT_WID 0x0204 | |
333 # define CRTC_H_SYNC_STRT_PIX (0x07 << 0) | |
334 # define CRTC_H_SYNC_STRT_CHAR (0x3ff << 3) | |
335 # define CRTC_H_SYNC_STRT_CHAR_SHIFT 3 | |
336 # define CRTC_H_SYNC_WID (0x3f << 16) | |
337 # define CRTC_H_SYNC_WID_SHIFT 16 | |
338 # define CRTC_H_SYNC_POL (1 << 23) | |
339 #define CRTC2_H_SYNC_STRT_WID 0x0304 | |
340 # define CRTC2_H_SYNC_STRT_PIX (0x07 << 0) | |
341 # define CRTC2_H_SYNC_STRT_CHAR (0x3ff << 3) | |
342 # define CRTC2_H_SYNC_STRT_CHAR_SHIFT 3 | |
343 # define CRTC2_H_SYNC_WID (0x3f << 16) | |
344 # define CRTC2_H_SYNC_WID_SHIFT 16 | |
345 # define CRTC2_H_SYNC_POL (1 << 23) | |
346 #define CRTC_V_TOTAL_DISP 0x0208 | |
347 # define CRTC_V_TOTAL (0x07ff << 0) | |
348 # define CRTC_V_TOTAL_SHIFT 0 | |
349 # define CRTC_V_DISP (0x07ff << 16) | |
350 # define CRTC_V_DISP_SHIFT 16 | |
351 #define CRTC2_V_TOTAL_DISP 0x0308 | |
352 # define CRTC2_V_TOTAL (0x07ff << 0) | |
353 # define CRTC2_V_TOTAL_SHIFT 0 | |
354 # define CRTC2_V_DISP (0x07ff << 16) | |
355 # define CRTC2_V_DISP_SHIFT 16 | |
356 #define CRTC_V_SYNC_STRT_WID 0x020C | |
357 # define CRTC_V_SYNC_STRT (0x7ff << 0) | |
358 # define CRTC_V_SYNC_STRT_SHIFT 0 | |
359 # define CRTC_V_SYNC_WID (0x1f << 16) | |
360 # define CRTC_V_SYNC_WID_SHIFT 16 | |
361 # define CRTC_V_SYNC_POL (1 << 23) | |
362 #define CRTC2_V_SYNC_STRT_WID 0x030C | |
363 # define CRTC2_V_SYNC_STRT (0x7ff << 0) | |
364 # define CRTC2_V_SYNC_STRT_SHIFT 0 | |
365 # define CRTC2_V_SYNC_WID (0x1f << 16) | |
366 # define CRTC2_V_SYNC_WID_SHIFT 16 | |
367 # define CRTC2_V_SYNC_POL (1 << 23) | |
368 #define CRTC_VLINE_CRNT_VLINE 0x0210 | |
369 # define CRTC_CRNT_VLINE_MASK (0x7ff << 16) | |
370 #define CRTC2_VLINE_CRNT_VLINE 0x0310 | |
371 #define CRTC_CRNT_FRAME 0x0214 | |
372 #define CRTC2_CRNT_FRAME 0x0314 | |
373 #define CRTC_GUI_TRIG_VLINE 0x0218 | |
374 #define CRTC2_GUI_TRIG_VLINE 0x0318 | |
375 #define CRTC_DEBUG 0x021C | |
376 #define CRTC2_DEBUG 0x031C | |
377 #define CRTC_OFFSET_RIGHT 0x0220 | |
378 #define CRTC_OFFSET 0x0224 | |
379 #define CRTC2_OFFSET 0x0324 | |
380 #define CRTC_OFFSET_CNTL 0x0228 | |
381 # define CRTC_TILE_EN (1 << 15) | |
382 #define CRTC2_OFFSET_CNTL 0x0328 | |
383 # define CRTC2_TILE_EN (1 << 15) | |
384 #define CRTC_PITCH 0x022C | |
385 #define CRTC2_PITCH 0x032C | |
386 #define TMDS_CRC 0x02a0 | |
387 #define OVR_CLR 0x0230 | |
388 #define OVR_WID_LEFT_RIGHT 0x0234 | |
389 #define OVR_WID_TOP_BOTTOM 0x0238 | |
390 #define DISPLAY_BASE_ADDR 0x023C | |
391 #define SNAPSHOT_VH_COUNTS 0x0240 | |
392 #define SNAPSHOT_F_COUNT 0x0244 | |
393 #define N_VIF_COUNT 0x0248 | |
394 #define SNAPSHOT_VIF_COUNT 0x024C | |
395 #define FP_CRTC_H_TOTAL_DISP 0x0250 | |
396 #define FP_CRTC2_H_TOTAL_DISP 0x0350 | |
397 #define FP_CRTC_V_TOTAL_DISP 0x0254 | |
398 #define FP_CRTC2_V_TOTAL_DISP 0x0354 | |
399 # define FP_CRTC_H_TOTAL_MASK 0x000003ff | |
400 # define FP_CRTC_H_DISP_MASK 0x01ff0000 | |
401 # define FP_CRTC_V_TOTAL_MASK 0x00000fff | |
402 # define FP_CRTC_V_DISP_MASK 0x0fff0000 | |
403 # define FP_H_SYNC_STRT_CHAR_MASK 0x00001ff8 | |
404 # define FP_H_SYNC_WID_MASK 0x003f0000 | |
405 # define FP_V_SYNC_STRT_MASK 0x00000fff | |
406 # define FP_V_SYNC_WID_MASK 0x001f0000 | |
407 # define FP_CRTC_H_TOTAL_SHIFT 0x00000000 | |
408 # define FP_CRTC_H_DISP_SHIFT 0x00000010 | |
409 # define FP_CRTC_V_TOTAL_SHIFT 0x00000000 | |
410 # define FP_CRTC_V_DISP_SHIFT 0x00000010 | |
411 # define FP_H_SYNC_STRT_CHAR_SHIFT 0x00000003 | |
412 # define FP_H_SYNC_WID_SHIFT 0x00000010 | |
413 # define FP_V_SYNC_STRT_SHIFT 0x00000000 | |
414 # define FP_V_SYNC_WID_SHIFT 0x00000010 | |
415 #define CRT_CRTC_H_SYNC_STRT_WID 0x0258 | |
416 #define CRT_CRTC_V_SYNC_STRT_WID 0x025C | |
417 #define CUR_OFFSET 0x0260 | |
418 #define CUR_HORZ_VERT_POSN 0x0264 | |
419 #define CUR_HORZ_VERT_OFF 0x0268 | |
420 /* CUR_OFFSET, CUR_HORZ_VERT_POSN, CUR_HORZ_VERT_OFF bit constants */ | |
421 # define CUR_LOCK 0x80000000 | |
422 #define CUR_CLR0 0x026C | |
423 #define CUR_CLR1 0x0270 | |
424 #define CUR2_OFFSET 0x0360 | |
425 #define CUR2_HORZ_VERT_POSN 0x0364 | |
426 #define CUR2_HORZ_VERT_OFF 0x0368 | |
427 # define CUR2_LOCK (1 << 31) | |
428 #define CUR2_CLR0 0x036c | |
429 #define CUR2_CLR1 0x0370 | |
430 #define FP_HORZ_VERT_ACTIVE 0x0278 | |
431 #define CRTC_MORE_CNTL 0x027C | |
432 #define DAC_EXT_CNTL 0x0280 | |
433 #define FP_GEN_CNTL 0x0284 | |
434 /* FP_GEN_CNTL bit constants */ | |
435 # define FP_FPON (1 << 0) | |
436 # define FP_TMDS_EN (1 << 2) | |
437 # define FP_EN_TMDS (1 << 7) | |
438 # define FP_DETECT_SENSE (1 << 8) | |
439 # define FP_SEL_CRTC2 (1 << 13) | |
440 # define FP_CRTC_DONT_SHADOW_HPAR (1 << 15) | |
441 # define FP_CRTC_DONT_SHADOW_VPAR (1 << 16) | |
442 # define FP_CRTC_DONT_SHADOW_HEND (1 << 17) | |
443 # define FP_CRTC_USE_SHADOW_VEND (1 << 18) | |
444 # define FP_RMX_HVSYNC_CONTROL_EN (1 << 20) | |
445 # define FP_DFP_SYNC_SEL (1 << 21) | |
446 # define FP_CRTC_LOCK_8DOT (1 << 22) | |
447 # define FP_CRT_SYNC_SEL (1 << 23) | |
448 # define FP_USE_SHADOW_EN (1 << 24) | |
449 # define FP_CRT_SYNC_ALT (1 << 26) | |
450 #define FP2_GEN_CNTL 0x0288 | |
451 /* FP2_GEN_CNTL bit constants */ | |
452 # define FP2_FPON (1 << 0) | |
453 # define FP2_TMDS_EN (1 << 2) | |
454 # define FP2_EN_TMDS (1 << 7) | |
455 # define FP2_DETECT_SENSE (1 << 8) | |
456 # define FP2_SEL_CRTC2 (1 << 13) | |
457 # define FP2_FP_POL (1 << 16) | |
458 # define FP2_LP_POL (1 << 17) | |
459 # define FP2_SCK_POL (1 << 18) | |
460 # define FP2_LCD_CNTL_MASK (7 << 19) | |
461 # define FP2_PAD_FLOP_EN (1 << 22) | |
462 # define FP2_CRC_EN (1 << 23) | |
463 # define FP2_CRC_READ_EN (1 << 24) | |
464 #define FP_HORZ_STRETCH 0x028C | |
465 #define FP_HORZ2_STRETCH 0x038C | |
466 # define HORZ_STRETCH_RATIO_MASK 0xffff | |
467 # define HORZ_STRETCH_RATIO_MAX 4096 | |
468 # define HORZ_PANEL_SIZE (0x1ff << 16) | |
469 # define HORZ_PANEL_SHIFT 16 | |
470 # define HORZ_STRETCH_PIXREP (0 << 25) | |
471 # define HORZ_STRETCH_BLEND (1 << 26) | |
472 # define HORZ_STRETCH_ENABLE (1 << 25) | |
473 # define HORZ_AUTO_RATIO (1 << 27) | |
474 # define HORZ_FP_LOOP_STRETCH (0x7 << 28) | |
475 # define HORZ_AUTO_RATIO_INC (1 << 31) | |
476 #define FP_VERT_STRETCH 0x0290 | |
477 #define FP_VERT2_STRETCH 0x0390 | |
478 # define VERT_PANEL_SIZE (0xfff << 12) | |
479 # define VERT_PANEL_SHIFT 12 | |
480 # define VERT_STRETCH_RATIO_MASK 0xfff | |
481 # define VERT_STRETCH_RATIO_SHIFT 0 | |
482 # define VERT_STRETCH_RATIO_MAX 4096 | |
483 # define VERT_STRETCH_ENABLE (1 << 25) | |
484 # define VERT_STRETCH_LINEREP (0 << 26) | |
485 # define VERT_STRETCH_BLEND (1 << 26) | |
486 # define VERT_AUTO_RATIO_EN (1 << 27) | |
487 # define VERT_STRETCH_RESERVED 0xf1000000 | |
488 #define FP_H_SYNC_STRT_WID 0x02C4 | |
489 #define FP_H2_SYNC_STRT_WID 0x03C4 | |
490 #define FP_V_SYNC_STRT_WID 0x02C8 | |
491 #define FP_V2_SYNC_STRT_WID 0x03C8 | |
492 #define LVDS_GEN_CNTL 0x02d0 | |
493 # define LVDS_ON (1 << 0) | |
494 # define LVDS_DISPLAY_DIS (1 << 1) | |
495 # define LVDS_PANEL_TYPE (1 << 2) | |
496 # define LVDS_PANEL_FORMAT (1 << 3) | |
497 # define LVDS_EN (1 << 7) | |
498 # define LVDS_DIGON (1 << 18) | |
499 # define LVDS_BLON (1 << 19) | |
500 # define LVDS_SEL_CRTC2 (1 << 23) | |
501 #define LVDS_PLL_CNTL 0x02d4 | |
502 # define HSYNC_DELAY_SHIFT 28 | |
503 # define HSYNC_DELAY_MASK (0xf << 28) | |
504 #define AUX_WINDOW_HORZ_CNTL 0x02D8 | |
505 #define AUX_WINDOW_VERT_CNTL 0x02DC | |
506 #define DDA_CONFIG 0x02e0 | |
507 #define DDA_ON_OFF 0x02e4 | |
508 | |
509 #define GRPH_BUFFER_CNTL 0x02F0 | |
510 #define VGA_BUFFER_CNTL 0x02F4 | |
511 | |
512 /* first overlay unit (there is only one) */ | |
513 | |
514 #define OV0_Y_X_START 0x0400 | |
515 #define OV0_Y_X_END 0x0404 | |
516 #define OV0_PIPELINE_CNTL 0x0408 | |
517 #define OV0_EXCLUSIVE_HORZ 0x0408 | |
518 # define EXCL_HORZ_START_MASK 0x000000ff | |
519 # define EXCL_HORZ_END_MASK 0x0000ff00 | |
520 # define EXCL_HORZ_BACK_PORCH_MASK 0x00ff0000 | |
521 # define EXCL_HORZ_EXCLUSIVE_EN 0x80000000 | |
522 #define OV0_EXCLUSIVE_VERT 0x040C | |
523 # define EXCL_VERT_START_MASK 0x000003ff | |
524 # define EXCL_VERT_END_MASK 0x03ff0000 | |
525 #define OV0_REG_LOAD_CNTL 0x0410 | |
526 # define REG_LD_CTL_LOCK 0x00000001L | |
527 # define REG_LD_CTL_VBLANK_DURING_LOCK 0x00000002L | |
528 # define REG_LD_CTL_STALL_GUI_UNTIL_FLIP 0x00000004L | |
529 # define REG_LD_CTL_LOCK_READBACK 0x00000008L | |
530 #define OV0_SCALE_CNTL 0x0420 | |
531 # define SCALER_PIX_EXPAND 0x00000001L | |
532 # define SCALER_Y2R_TEMP 0x00000002L | |
533 #ifdef RAGE128 | |
534 # define SCALER_HORZ_PICK_NEAREST 0x00000003L | |
535 # define SCALER_VERT_PICK_NEAREST 0x00000004L | |
536 #else | |
537 # define SCALER_HORZ_PICK_NEAREST 0x00000004L | |
538 # define SCALER_VERT_PICK_NEAREST 0x00000008L | |
539 #endif | |
540 # define SCALER_SIGNED_UV 0x00000010L | |
541 # define SCALER_GAMMA_SEL_MASK 0x00000060L | |
542 # define SCALER_GAMMA_SEL_BRIGHT 0x00000000L | |
543 # define SCALER_GAMMA_SEL_G22 0x00000020L | |
544 # define SCALER_GAMMA_SEL_G18 0x00000040L | |
545 # define SCALER_GAMMA_SEL_G14 0x00000060L | |
546 # define SCALER_COMCORE_SHIFT_UP_ONE 0x00000080L | |
547 # define SCALER_SURFAC_FORMAT 0x00000f00L | |
548 # define SCALER_SOURCE_UNK0 0x00000000L /* 2 bpp ??? */ | |
549 # define SCALER_SOURCE_UNK1 0x00000100L /* 4 bpp ??? */ | |
550 # define SCALER_SOURCE_UNK2 0x00000200L /* 8 bpp ??? */ | |
551 # define SCALER_SOURCE_15BPP 0x00000300L | |
552 # define SCALER_SOURCE_16BPP 0x00000400L | |
4417 | 553 /*# define SCALER_SOURCE_24BPP 0x00000500L*/ |
3996 | 554 # define SCALER_SOURCE_32BPP 0x00000600L |
555 # define SCALER_SOURCE_UNK3 0x00000700L /* 8BPP_RGB332 ??? */ | |
556 # define SCALER_SOURCE_UNK4 0x00000800L /* 8BPP_Y8 ??? */ | |
557 # define SCALER_SOURCE_YUV9 0x00000900L /* 8BPP_RGB8 */ | |
558 # define SCALER_SOURCE_YUV12 0x00000A00L | |
559 # define SCALER_SOURCE_VYUY422 0x00000B00L | |
560 # define SCALER_SOURCE_YVYU422 0x00000C00L | |
561 # define SCALER_SOURCE_UNK5 0x00000D00L /* ??? */ | |
562 # define SCALER_SOURCE_UNK6 0x00000E00L /* 32BPP_AYUV444 */ | |
563 # define SCALER_SOURCE_UNK7 0x00000F00L /* 16BPP_ARGB4444 */ | |
564 # define SCALER_ADAPTIVE_DEINT 0x00001000L | |
565 # define R200_SCALER_TEMPORAL_DEINT 0x00002000L | |
566 # define SCALER_UNKNOWN_FLAG1 0x00004000L /* ??? */ | |
567 # define SCALER_SMART_SWITCH 0x00008000L | |
568 #ifdef RAGE128 | |
569 # define SCALER_BURST_PER_PLANE 0x00ff0000L | |
570 #else | |
571 # define SCALER_BURST_PER_PLANE 0x007f0000L | |
572 #endif | |
573 # define SCALER_DOUBLE_BUFFER 0x01000000L | |
574 # define SCALER_UNKNOWN_FLAG3 0x02000000L /* ??? */ | |
575 # define SCALER_UNKNOWN_FLAG4 0x04000000L /* ??? */ | |
576 # define SCALER_DIS_LIMIT 0x08000000L | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
577 #ifdef RAGE128 |
3996 | 578 # define SCALER_PRG_LOAD_START 0x10000000L |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
579 #endif |
3996 | 580 # define SCALER_INT_EMU 0x20000000L |
581 # define SCALER_ENABLE 0x40000000L | |
582 # define SCALER_SOFT_RESET 0x80000000L | |
583 #define OV0_V_INC 0x0424 | |
584 #define OV0_P1_V_ACCUM_INIT 0x0428 | |
585 # define OV0_P1_MAX_LN_IN_PER_LN_OUT 0x00000003L | |
586 # define OV0_P1_V_ACCUM_INIT_MASK 0x01ff8000L | |
587 #define OV0_P23_V_ACCUM_INIT 0x042C | |
588 # define OV0_P23_MAX_LN_IN_PER_LN_OUT 0x00000003L | |
589 # define OV0_P23_V_ACCUM_INIT_MASK 0x01ff8000L | |
590 #define OV0_P1_BLANK_LINES_AT_TOP 0x0430 | |
591 # define P1_BLNK_LN_AT_TOP_M1_MASK 0x00000fffL | |
592 # define P1_ACTIVE_LINES_M1 0x0fff0000L | |
593 #define OV0_P23_BLANK_LINES_AT_TOP 0x0434 | |
594 # define P23_BLNK_LN_AT_TOP_M1_MASK 0x000007ffL | |
595 # define P23_ACTIVE_LINES_M1 0x07ff0000L | |
596 #ifndef RAGE128 | |
597 #define OV0_BASE_ADDR 0x043C | |
598 #endif | |
599 #define OV0_VID_BUF0_BASE_ADRS 0x0440 | |
600 # define VIF_BUF0_PITCH_SEL 0x00000001L | |
601 # define VIF_BUF0_TILE_ADRS 0x00000002L | |
602 # define VIF_BUF0_BASE_ADRS_MASK 0x03fffff0L | |
603 # define VIF_BUF0_1ST_LINE_LSBS_MASK 0x48000000L | |
604 #define OV0_VID_BUF1_BASE_ADRS 0x0444 | |
605 # define VIF_BUF1_PITCH_SEL 0x00000001L | |
606 # define VIF_BUF1_TILE_ADRS 0x00000002L | |
607 # define VIF_BUF1_BASE_ADRS_MASK 0x03fffff0L | |
608 # define VIF_BUF1_1ST_LINE_LSBS_MASK 0x48000000L | |
609 #define OV0_VID_BUF2_BASE_ADRS 0x0448 | |
610 # define VIF_BUF2_PITCH_SEL 0x00000001L | |
611 # define VIF_BUF2_TILE_ADRS 0x00000002L | |
612 # define VIF_BUF2_BASE_ADRS_MASK 0x03fffff0L | |
613 # define VIF_BUF2_1ST_LINE_LSBS_MASK 0x48000000L | |
614 #define OV0_VID_BUF3_BASE_ADRS 0x044C | |
615 # define VIF_BUF3_PITCH_SEL 0x00000001L | |
616 # define VIF_BUF3_TILE_ADRS 0x00000002L | |
617 # define VIF_BUF3_BASE_ADRS_MASK 0x03fffff0L | |
618 # define VIF_BUF3_1ST_LINE_LSBS_MASK 0x48000000L | |
619 #define OV0_VID_BUF4_BASE_ADRS 0x0450 | |
620 # define VIF_BUF4_PITCH_SEL 0x00000001L | |
621 # define VIF_BUF4_TILE_ADRS 0x00000002L | |
622 # define VIF_BUF4_BASE_ADRS_MASK 0x03fffff0L | |
623 # define VIF_BUF4_1ST_LINE_LSBS_MASK 0x48000000L | |
624 #define OV0_VID_BUF5_BASE_ADRS 0x0454 | |
625 # define VIF_BUF5_PITCH_SEL 0x00000001L | |
626 # define VIF_BUF5_TILE_ADRS 0x00000002L | |
627 # define VIF_BUF5_BASE_ADRS_MASK 0x03fffff0L | |
628 # define VIF_BUF5_1ST_LINE_LSBS_MASK 0x48000000L | |
629 #define OV0_VID_BUF_PITCH0_VALUE 0x0460 | |
630 #define OV0_VID_BUF_PITCH1_VALUE 0x0464 | |
631 #define OV0_AUTO_FLIP_CNTL 0x0470 | |
632 # define OV0_AUTO_FLIP_CNTL_SOFT_BUF_NUM 0x00000007 | |
633 # define OV0_AUTO_FLIP_CNTL_SOFT_REPEAT_FIELD 0x00000008 | |
634 # define OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD 0x00000010 | |
635 # define OV0_AUTO_FLIP_CNTL_IGNORE_REPEAT_FIELD 0x00000020 | |
636 # define OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE 0x00000040 | |
637 # define OV0_AUTO_FLIP_CNTL_VID_PORT_SELECT 0x00000300 | |
638 # define OV0_AUTO_FLIP_CNTL_P1_FIRST_LINE_EVEN 0x00010000 | |
639 # define OV0_AUTO_FLIP_CNTL_SHIFT_EVEN_DOWN 0x00040000 | |
640 # define OV0_AUTO_FLIP_CNTL_SHIFT_ODD_DOWN 0x00080000 | |
641 # define OV0_AUTO_FLIP_CNTL_FIELD_POL_SOURCE 0x00800000 | |
642 #define OV0_DEINTERLACE_PATTERN 0x0474 | |
643 #define OV0_SUBMIT_HISTORY 0x0478 | |
644 #define OV0_H_INC 0x0480 | |
645 #define OV0_STEP_BY 0x0484 | |
646 #define OV0_P1_H_ACCUM_INIT 0x0488 | |
647 #define OV0_P23_H_ACCUM_INIT 0x048C | |
648 #define OV0_P1_X_START_END 0x0494 | |
649 #define OV0_P2_X_START_END 0x0498 | |
650 #define OV0_P3_X_START_END 0x049C | |
651 #define OV0_FILTER_CNTL 0x04A0 | |
652 # define FILTER_PROGRAMMABLE_COEF 0x00000000 | |
4404 | 653 # define FILTER_HARD_SCALE_HORZ_Y 0x00000001 |
654 # define FILTER_HARD_SCALE_HORZ_UV 0x00000002 | |
655 # define FILTER_HARD_SCALE_VERT_Y 0x00000004 | |
656 # define FILTER_HARD_SCALE_VERT_UV 0x00000008 | |
3996 | 657 # define FILTER_HARDCODED_COEF 0x0000000F |
658 # define FILTER_COEF_MASK 0x0000000F | |
4404 | 659 /* When bit is set hard coded coefficients are used. */ |
660 | |
3996 | 661 /* |
662 Top quality 4x4-tap filtered vertical and horizontal scaler. | |
663 It allows up to 64:1 upscaling and downscaling without | |
664 performance or quality degradation. | |
665 */ | |
666 #define OV0_FOUR_TAP_COEF_0 0x04B0 | |
4404 | 667 # define OV0_FOUR_TAP_PHASE_0_TAP_0 0x0000000F |
668 # define OV0_FOUR_TAP_PHASE_0_TAP_1 0x00007F00 | |
669 # define OV0_FOUR_TAP_PHASE_0_TAP_2 0x007F0000 | |
670 # define OV0_FOUR_TAP_PHASE_0_TAP_3 0x0F000000 | |
3996 | 671 #define OV0_FOUR_TAP_COEF_1 0x04B4 |
4404 | 672 # define OV0_FOUR_TAP_PHASE_1_5_TAP_0 0x0000000F |
673 # define OV0_FOUR_TAP_PHASE_1_5_TAP_1 0x00007F00 | |
674 # define OV0_FOUR_TAP_PHASE_1_5_TAP_2 0x007F0000 | |
675 # define OV0_FOUR_TAP_PHASE_1_5_TAP_3 0x0F000000 | |
3996 | 676 #define OV0_FOUR_TAP_COEF_2 0x04B8 |
4404 | 677 # define OV0_FOUR_TAP_PHASE_2_6_TAP_0 0x0000000F |
678 # define OV0_FOUR_TAP_PHASE_2_6_TAP_1 0x00007F00 | |
679 # define OV0_FOUR_TAP_PHASE_2_6_TAP_2 0x007F0000 | |
680 # define OV0_FOUR_TAP_PHASE_2_6_TAP_3 0x0F000000 | |
3996 | 681 #define OV0_FOUR_TAP_COEF_3 0x04BC |
4404 | 682 # define OV0_FOUR_TAP_PHASE_3_7_TAP_0 0x0000000F |
683 # define OV0_FOUR_TAP_PHASE_3_7_TAP_1 0x00007F00 | |
684 # define OV0_FOUR_TAP_PHASE_3_7_TAP_2 0x007F0000 | |
685 # define OV0_FOUR_TAP_PHASE_3_7_TAP_3 0x0F000000 | |
3996 | 686 #define OV0_FOUR_TAP_COEF_4 0x04C0 |
4404 | 687 # define OV0_FOUR_TAP_PHASE_4_TAP_0 0x0000000F |
688 # define OV0_FOUR_TAP_PHASE_4_TAP_1 0x00007F00 | |
689 # define OV0_FOUR_TAP_PHASE_4_TAP_2 0x007F0000 | |
690 # define OV0_FOUR_TAP_PHASE_4_TAP_3 0x0F000000 | |
691 /* 0th_tap means that the left most of top most pixel in a set of four will | |
692 be multiplied by this coefficient. */ | |
3996 | 693 |
694 #define OV0_FLAG_CNTL 0x04DC | |
695 #ifdef RAGE128 | |
696 #define OV0_COLOUR_CNTL 0x04E0 | |
697 # define COLOUR_CNTL_BRIGHTNESS 0x0000007F | |
698 # define COLOUR_CNTL_SATURATION 0x001F1F00 | |
699 #else | |
700 /* NB: radeons have no COLOUR_CNTL register */ | |
701 #define OV0_SLICE_CNTL 0x04E0 | |
702 # define SLICE_CNTL_DISABLE 0x40000000 | |
703 #endif | |
704 /* Video and graphics keys allow alpha blending, color correction | |
705 and many other video effects */ | |
706 #define OV0_VID_KEY_CLR 0x04E4 | |
707 #define OV0_VID_KEY_MSK 0x04E8 | |
708 #define OV0_GRAPHICS_KEY_CLR 0x04EC | |
709 #define OV0_GRAPHICS_KEY_MSK 0x04F0 | |
710 #define OV0_KEY_CNTL 0x04F4 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
711 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
712 # define VIDEO_KEY_FN_MASK 0x00000007L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
713 # define VIDEO_KEY_FN_FALSE 0x00000000L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
714 # define VIDEO_KEY_FN_TRUE 0x00000001L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
715 # define VIDEO_KEY_FN_EQ 0x00000004L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
716 # define VIDEO_KEY_FN_NE 0x00000005L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
717 # define GRAPHIC_KEY_FN_MASK 0x00000070L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
718 # define GRAPHIC_KEY_FN_FALSE 0x00000000L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
719 # define GRAPHIC_KEY_FN_TRUE 0x00000010L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
720 # define GRAPHIC_KEY_FN_EQ 0x00000040L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
721 # define GRAPHIC_KEY_FN_NE 0x00000050L |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
722 #else |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
723 # define VIDEO_KEY_FN_MASK 0x00000003L |
3996 | 724 # define VIDEO_KEY_FN_FALSE 0x00000000L |
725 # define VIDEO_KEY_FN_TRUE 0x00000001L | |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
726 # define VIDEO_KEY_FN_EQ 0x00000002L |
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
727 # define VIDEO_KEY_FN_NE 0x00000003L |
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
728 # define GRAPHIC_KEY_FN_MASK 0x00000030L |
3996 | 729 # define GRAPHIC_KEY_FN_FALSE 0x00000000L |
730 # define GRAPHIC_KEY_FN_TRUE 0x00000010L | |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
731 # define GRAPHIC_KEY_FN_EQ 0x00000020L |
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
4690
diff
changeset
|
732 # define GRAPHIC_KEY_FN_NE 0x00000030L |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
733 #endif |
3996 | 734 # define CMP_MIX_MASK 0x00000100L |
735 # define CMP_MIX_OR 0x00000000L | |
736 # define CMP_MIX_AND 0x00000100L | |
737 #define OV0_TEST 0x04F8 | |
738 #define OV0_LIN_TRANS_A 0x0D20 | |
739 #define OV0_LIN_TRANS_B 0x0D24 | |
740 #define OV0_LIN_TRANS_C 0x0D28 | |
741 #define OV0_LIN_TRANS_D 0x0D2C | |
742 #define OV0_LIN_TRANS_E 0x0D30 | |
743 #define OV0_LIN_TRANS_F 0x0D34 | |
744 #define OV0_GAMMA_0_F 0x0D40 | |
745 #define OV0_GAMMA_10_1F 0x0D44 | |
746 #define OV0_GAMMA_20_3F 0x0D48 | |
747 #define OV0_GAMMA_40_7F 0x0D4C | |
748 /* These registers exist on R200 only */ | |
749 #define OV0_GAMMA_80_BF 0x0E00 | |
750 #define OV0_GAMMA_C0_FF 0x0E04 | |
751 #define OV0_GAMMA_100_13F 0x0E08 | |
752 #define OV0_GAMMA_140_17F 0x0E0C | |
753 #define OV0_GAMMA_180_1BF 0x0E10 | |
754 #define OV0_GAMMA_1C0_1FF 0x0E14 | |
755 #define OV0_GAMMA_200_23F 0x0E18 | |
756 #define OV0_GAMMA_240_27F 0x0E1C | |
757 #define OV0_GAMMA_280_2BF 0x0E20 | |
758 #define OV0_GAMMA_2C0_2FF 0x0E24 | |
759 #define OV0_GAMMA_300_33F 0x0E28 | |
760 #define OV0_GAMMA_340_37F 0x0E2C | |
761 /* End of R200 specific definitions */ | |
762 #define OV0_GAMMA_380_3BF 0x0D50 | |
763 #define OV0_GAMMA_3C0_3FF 0x0D54 | |
764 | |
765 /* | |
766 IDCT ENGINE: | |
767 It's MPEG-2 hardware decoder which incorporates run-level decode, de-zigzag | |
768 and IDCT into an IDCT engine to complement the motion compensation engine. | |
769 */ | |
770 #define IDCT_RUNS 0x1F80 | |
771 #define IDCT_LEVELS 0x1F84 | |
772 #define IDCT_AUTH_CONTROL 0x1F88 | |
773 #define IDCT_AUTH 0x1F8C | |
774 #define IDCT_CONTROL 0x1FBC | |
775 | |
776 #define SE_MC_SRC2_CNTL 0x19D4 | |
777 #define SE_MC_SRC1_CNTL 0x19D8 | |
778 #define SE_MC_DST_CNTL 0x19DC | |
779 #define SE_MC_CNTL_START 0x19E0 | |
780 #ifndef RAGE128 | |
781 #define SE_MC_BUF_BASE 0x19E4 | |
782 #define PP_MC_CONTEXT 0x19E8 | |
783 #define PP_MISC 0x1C14 | |
784 #endif | |
785 /* | |
786 SUBPICTURE UNIT: | |
787 Decompressing, scaling and alpha blending the compressed bitmap on the fly. | |
788 Provide optimal DVD subpicture qualtity. | |
789 */ | |
790 #define SUBPIC_CNTL 0x0540 | |
791 #define SUBPIC_DEFCOLCON 0x0544 | |
792 #define SUBPIC_Y_X_START 0x054C | |
793 #define SUBPIC_Y_X_END 0x0550 | |
794 #define SUBPIC_V_INC 0x0554 | |
795 #define SUBPIC_H_INC 0x0558 | |
796 #define SUBPIC_BUF0_OFFSET 0x055C | |
797 #define SUBPIC_BUF1_OFFSET 0x0560 | |
798 #define SUBPIC_LC0_OFFSET 0x0564 | |
799 #define SUBPIC_LC1_OFFSET 0x0568 | |
800 #define SUBPIC_PITCH 0x056C | |
801 #define SUBPIC_BTN_HLI_COLCON 0x0570 | |
802 #define SUBPIC_BTN_HLI_Y_X_START 0x0574 | |
803 #define SUBPIC_BTN_HLI_Y_X_END 0x0578 | |
804 #define SUBPIC_PALETTE_INDEX 0x057C | |
805 #define SUBPIC_PALETTE_DATA 0x0580 | |
806 #define SUBPIC_H_ACCUM_INIT 0x0584 | |
807 #define SUBPIC_V_ACCUM_INIT 0x0588 | |
808 | |
809 #define CP_RB_BASE 0x0700 | |
810 #define CP_RB_CNTL 0x0704 | |
811 #define CP_RB_RPTR_ADDR 0x070C | |
812 #define CP_RB_RPTR 0x0710 | |
813 #define CP_RB_WPTR 0x0714 | |
814 #define CP_RB_WPTR_DELAY 0x0718 | |
815 #define CP_IB_BASE 0x0738 | |
816 #define CP_IB_BUFSZ 0x073C | |
817 #define CP_CSQ_CNTL 0x0740 | |
818 #define SCRATCH_UMSK 0x0770 | |
819 #define SCRATCH_ADDR 0x0774 | |
820 #define DMA_GUI_TABLE_ADDR 0x0780 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
821 # define DMA_GUI_COMMAND__BYTE_COUNT_MASK 0x001fffff |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
822 # define DMA_GUI_COMMAND__INTDIS 0x40000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
823 # define DMA_GUI_COMMAND__EOL 0x80000000 |
3996 | 824 #define DMA_GUI_SRC_ADDR 0x0784 |
825 #define DMA_GUI_DST_ADDR 0x0788 | |
826 #define DMA_GUI_COMMAND 0x078C | |
827 #define DMA_GUI_STATUS 0x0790 | |
828 #define DMA_GUI_ACT_DSCRPTR 0x0794 | |
829 #define DMA_VID_TABLE_ADDR 0x07A0 | |
830 #define DMA_VID_SRC_ADDR 0x07A4 | |
831 #define DMA_VID_DST_ADDR 0x07A8 | |
832 #define DMA_VID_COMMAND 0x07AC | |
833 #define DMA_VID_STATUS 0x07B0 | |
834 #define DMA_VID_ACT_DSCRPTR 0x07B4 | |
835 #define CP_ME_CNTL 0x07D0 | |
836 #define CP_ME_RAM_ADDR 0x07D4 | |
837 #define CP_ME_RAM_RADDR 0x07D8 | |
838 #define CP_ME_RAM_DATAH 0x07DC | |
839 #define CP_ME_RAM_DATAL 0x07E0 | |
840 #define CP_CSQ_ADDR 0x07F0 | |
841 #define CP_CSQ_DATA 0x07F4 | |
842 #define CP_CSQ_STAT 0x07F8 | |
843 | |
844 #define DISP_MISC_CNTL 0x0D00 | |
845 # define SOFT_RESET_GRPH_PP (1 << 0) | |
846 #define DAC_MACRO_CNTL 0x0D04 | |
847 #define DISP_PWR_MAN 0x0D08 | |
848 #define DISP_TEST_DEBUG_CNTL 0x0D10 | |
849 #define DISP_HW_DEBUG 0x0D14 | |
850 #define DAC_CRC_SIG1 0x0D18 | |
851 #define DAC_CRC_SIG2 0x0D1C | |
852 | |
853 /* first capture unit */ | |
854 | |
855 #define VID_BUFFER_CONTROL 0x0900 | |
856 #define CAP_INT_CNTL 0x0908 | |
857 #define CAP_INT_STATUS 0x090C | |
858 #define FCP_CNTL 0x0910 | |
4666 | 859 # define FCP_CNTL__PCICLK 0 |
860 # define FCP_CNTL__PCLK 1 | |
4690 | 861 # define FCP_CNTL__PCLKb 2 |
4666 | 862 # define FCP_CNTL__HREF 3 |
863 # define FCP_CNTL__GND 4 | |
4690 | 864 # define FCP_CNTL__HREFb 5 |
4666 | 865 |
3996 | 866 #define CAP0_BUF0_OFFSET 0x0920 |
867 #define CAP0_BUF1_OFFSET 0x0924 | |
868 #define CAP0_BUF0_EVEN_OFFSET 0x0928 | |
869 #define CAP0_BUF1_EVEN_OFFSET 0x092C | |
870 #define CAP0_BUF_PITCH 0x0930 | |
871 #define CAP0_V_WINDOW 0x0934 | |
872 #define CAP0_H_WINDOW 0x0938 | |
873 #define CAP0_VBI0_OFFSET 0x093C | |
874 #define CAP0_VBI1_OFFSET 0x0940 | |
875 #define CAP0_VBI_V_WINDOW 0x0944 | |
876 #define CAP0_VBI_H_WINDOW 0x0948 | |
877 #define CAP0_PORT_MODE_CNTL 0x094C | |
878 #define CAP0_TRIG_CNTL 0x0950 | |
879 #define CAP0_DEBUG 0x0954 | |
880 #define CAP0_CONFIG 0x0958 | |
881 # define CAP0_CONFIG_CONTINUOS 0x00000001 | |
882 # define CAP0_CONFIG_START_FIELD_EVEN 0x00000002 | |
883 # define CAP0_CONFIG_START_BUF_GET 0x00000004 | |
884 # define CAP0_CONFIG_START_BUF_SET 0x00000008 | |
885 # define CAP0_CONFIG_BUF_TYPE_ALT 0x00000010 | |
886 # define CAP0_CONFIG_BUF_TYPE_FRAME 0x00000020 | |
887 # define CAP0_CONFIG_ONESHOT_MODE_FRAME 0x00000040 | |
888 # define CAP0_CONFIG_BUF_MODE_DOUBLE 0x00000080 | |
889 # define CAP0_CONFIG_BUF_MODE_TRIPLE 0x00000100 | |
890 # define CAP0_CONFIG_MIRROR_EN 0x00000200 | |
891 # define CAP0_CONFIG_ONESHOT_MIRROR_EN 0x00000400 | |
892 # define CAP0_CONFIG_VIDEO_SIGNED_UV 0x00000800 | |
893 # define CAP0_CONFIG_ANC_DECODE_EN 0x00001000 | |
894 # define CAP0_CONFIG_VBI_EN 0x00002000 | |
895 # define CAP0_CONFIG_SOFT_PULL_DOWN_EN 0x00004000 | |
896 # define CAP0_CONFIG_VIP_EXTEND_FLAG_EN 0x00008000 | |
897 # define CAP0_CONFIG_FAKE_FIELD_EN 0x00010000 | |
898 # define CAP0_CONFIG_ODD_ONE_MORE_LINE 0x00020000 | |
899 # define CAP0_CONFIG_EVEN_ONE_MORE_LINE 0x00040000 | |
900 # define CAP0_CONFIG_HORZ_DIVIDE_2 0x00080000 | |
901 # define CAP0_CONFIG_HORZ_DIVIDE_4 0x00100000 | |
902 # define CAP0_CONFIG_VERT_DIVIDE_2 0x00200000 | |
903 # define CAP0_CONFIG_VERT_DIVIDE_4 0x00400000 | |
904 # define CAP0_CONFIG_FORMAT_BROOKTREE 0x00000000 | |
905 # define CAP0_CONFIG_FORMAT_CCIR656 0x00800000 | |
906 # define CAP0_CONFIG_FORMAT_ZV 0x01000000 | |
907 # define CAP0_CONFIG_FORMAT_VIP 0x01800000 | |
908 # define CAP0_CONFIG_FORMAT_TRANSPORT 0x02000000 | |
909 # define CAP0_CONFIG_HORZ_DECIMATOR 0x04000000 | |
910 # define CAP0_CONFIG_VIDEO_IN_YVYU422 0x00000000 | |
911 # define CAP0_CONFIG_VIDEO_IN_VYUY422 0x20000000 | |
912 # define CAP0_CONFIG_VBI_DIVIDE_2 0x40000000 | |
913 # define CAP0_CONFIG_VBI_DIVIDE_4 0x80000000 | |
914 #define CAP0_ANC_ODD_OFFSET 0x095C | |
915 #define CAP0_ANC_EVEN_OFFSET 0x0960 | |
916 #define CAP0_ANC_H_WINDOW 0x0964 | |
917 #define CAP0_VIDEO_SYNC_TEST 0x0968 | |
918 #define CAP0_ONESHOT_BUF_OFFSET 0x096C | |
919 #define CAP0_BUF_STATUS 0x0970 | |
920 #ifdef RAGE128 | |
921 #define CAP0_DWNSC_XRATIO 0x0978 | |
922 #define CAP0_XSHARPNESS 0x097C | |
923 #else | |
924 /* #define CAP0_DWNSC_XRATIO 0x0978 */ | |
925 /* #define CAP0_XSHARPNESS 0x097C */ | |
926 #endif | |
927 #define CAP0_VBI2_OFFSET 0x0980 | |
928 #define CAP0_VBI3_OFFSET 0x0984 | |
929 #define CAP0_ANC2_OFFSET 0x0988 | |
930 #define CAP0_ANC3_OFFSET 0x098C | |
931 | |
932 /* second capture unit */ | |
933 | |
934 #define CAP1_BUF0_OFFSET 0x0990 | |
935 #define CAP1_BUF1_OFFSET 0x0994 | |
936 #define CAP1_BUF0_EVEN_OFFSET 0x0998 | |
937 #define CAP1_BUF1_EVEN_OFFSET 0x099C | |
938 | |
939 #define CAP1_BUF_PITCH 0x09A0 | |
940 #define CAP1_V_WINDOW 0x09A4 | |
941 #define CAP1_H_WINDOW 0x09A8 | |
942 #define CAP1_VBI_ODD_OFFSET 0x09AC | |
943 #define CAP1_VBI_EVEN_OFFSET 0x09B0 | |
944 #define CAP1_VBI_V_WINDOW 0x09B4 | |
945 #define CAP1_VBI_H_WINDOW 0x09B8 | |
946 #define CAP1_PORT_MODE_CNTL 0x09BC | |
947 #define CAP1_TRIG_CNTL 0x09C0 | |
948 #define CAP1_DEBUG 0x09C4 | |
949 #define CAP1_CONFIG 0x09C8 | |
950 #define CAP1_ANC_ODD_OFFSET 0x09CC | |
951 #define CAP1_ANC_EVEN_OFFSET 0x09D0 | |
952 #define CAP1_ANC_H_WINDOW 0x09D4 | |
953 #define CAP1_VIDEO_SYNC_TEST 0x09D8 | |
954 #define CAP1_ONESHOT_BUF_OFFSET 0x09DC | |
955 #define CAP1_BUF_STATUS 0x09E0 | |
956 #define CAP1_DWNSC_XRATIO 0x09E8 | |
957 #define CAP1_XSHARPNESS 0x09EC | |
958 | |
959 #define DISP_MERGE_CNTL 0x0D60 | |
960 #define DISP_OUTPUT_CNTL 0x0D64 | |
961 # define DISP_DAC_SOURCE_MASK 0x03 | |
962 # define DISP_DAC_SOURCE_CRTC2 0x01 | |
963 #define DISP_LIN_TRANS_GRPH_A 0x0D80 | |
964 #define DISP_LIN_TRANS_GRPH_B 0x0D84 | |
965 #define DISP_LIN_TRANS_GRPH_C 0x0D88 | |
966 #define DISP_LIN_TRANS_GRPH_D 0x0D8C | |
967 #define DISP_LIN_TRANS_GRPH_E 0x0D90 | |
968 #define DISP_LIN_TRANS_GRPH_F 0x0D94 | |
969 #define DISP_LIN_TRANS_VID_A 0x0D98 | |
970 #define DISP_LIN_TRANS_VID_B 0x0D9C | |
971 #define DISP_LIN_TRANS_VID_C 0x0DA0 | |
972 #define DISP_LIN_TRANS_VID_D 0x0DA4 | |
973 #define DISP_LIN_TRANS_VID_E 0x0DA8 | |
974 #define DISP_LIN_TRANS_VID_F 0x0DAC | |
975 #define RMX_HORZ_FILTER_0TAP_COEF 0x0DB0 | |
976 #define RMX_HORZ_FILTER_1TAP_COEF 0x0DB4 | |
977 #define RMX_HORZ_FILTER_2TAP_COEF 0x0DB8 | |
978 #define RMX_HORZ_PHASE 0x0DBC | |
979 #define DAC_EMBEDDED_SYNC_CNTL 0x0DC0 | |
980 #define DAC_BROAD_PULSE 0x0DC4 | |
981 #define DAC_SKEW_CLKS 0x0DC8 | |
982 #define DAC_INCR 0x0DCC | |
983 #define DAC_NEG_SYNC_LEVEL 0x0DD0 | |
984 #define DAC_POS_SYNC_LEVEL 0x0DD4 | |
985 #define DAC_BLANK_LEVEL 0x0DD8 | |
986 #define CLOCK_CNTL_INDEX 0x0008 | |
987 /* CLOCK_CNTL_INDEX bit constants */ | |
988 # define PLL_WR_EN 0x00000080 | |
989 # define PLL_DIV_SEL (3 << 8) | |
990 # define PLL2_DIV_SEL_MASK ~(3 << 8) | |
991 #define CLOCK_CNTL_DATA 0x000C | |
992 #define CP_RB_CNTL 0x0704 | |
993 #define CP_RB_BASE 0x0700 | |
994 #define CP_RB_RPTR_ADDR 0x070C | |
995 #define CP_RB_RPTR 0x0710 | |
996 #define CP_RB_WPTR 0x0714 | |
997 #define CP_RB_WPTR_DELAY 0x0718 | |
998 #define CP_IB_BASE 0x0738 | |
999 #define CP_IB_BUFSZ 0x073C | |
1000 #define SCRATCH_REG0 0x15E0 | |
1001 #define GUI_SCRATCH_REG0 0x15E0 | |
1002 #define SCRATCH_REG1 0x15E4 | |
1003 #define GUI_SCRATCH_REG1 0x15E4 | |
1004 #define SCRATCH_REG2 0x15E8 | |
1005 #define GUI_SCRATCH_REG2 0x15E8 | |
1006 #define SCRATCH_REG3 0x15EC | |
1007 #define GUI_SCRATCH_REG3 0x15EC | |
1008 #define SCRATCH_REG4 0x15F0 | |
1009 #define GUI_SCRATCH_REG4 0x15F0 | |
1010 #define SCRATCH_REG5 0x15F4 | |
1011 #define GUI_SCRATCH_REG5 0x15F4 | |
1012 #define SCRATCH_UMSK 0x0770 | |
1013 #define SCRATCH_ADDR 0x0774 | |
1014 #define DP_BRUSH_FRGD_CLR 0x147C | |
1015 #define DP_BRUSH_BKGD_CLR 0x1478 | |
1016 #define DST_LINE_START 0x1600 | |
1017 #define DST_LINE_END 0x1604 | |
1018 #define SRC_OFFSET 0x15AC | |
1019 #define SRC_PITCH 0x15B0 | |
1020 #define SRC_TILE 0x1704 | |
1021 #define SRC_PITCH_OFFSET 0x1428 | |
1022 #define SRC_X 0x1414 | |
1023 #define SRC_Y 0x1418 | |
1024 #define DST_WIDTH_X 0x1588 | |
1025 #define DST_HEIGHT_WIDTH_8 0x158C | |
1026 #define SRC_X_Y 0x1590 | |
1027 #define SRC_Y_X 0x1434 | |
1028 #define DST_Y_X 0x1438 | |
1029 #define DST_WIDTH_HEIGHT 0x1598 | |
1030 #define DST_HEIGHT_WIDTH 0x143c | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1031 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1032 #define GUI_STAT 0x1740 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1033 # define GUI_FIFOCNT_MASK 0x0fff |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1034 # define GUI_ACTIVE (1 << 31) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1035 #endif |
3996 | 1036 #define SRC_CLUT_ADDRESS 0x1780 |
1037 #define SRC_CLUT_DATA 0x1784 | |
1038 #define SRC_CLUT_DATA_RD 0x1788 | |
1039 #define HOST_DATA0 0x17C0 | |
1040 #define HOST_DATA1 0x17C4 | |
1041 #define HOST_DATA2 0x17C8 | |
1042 #define HOST_DATA3 0x17CC | |
1043 #define HOST_DATA4 0x17D0 | |
1044 #define HOST_DATA5 0x17D4 | |
1045 #define HOST_DATA6 0x17D8 | |
1046 #define HOST_DATA7 0x17DC | |
1047 #define HOST_DATA_LAST 0x17E0 | |
1048 #define DP_SRC_ENDIAN 0x15D4 | |
1049 #define DP_SRC_FRGD_CLR 0x15D8 | |
1050 #define DP_SRC_BKGD_CLR 0x15DC | |
1051 #define DP_WRITE_MASK 0x16cc | |
1052 #define SC_LEFT 0x1640 | |
1053 #define SC_RIGHT 0x1644 | |
1054 #define SC_TOP 0x1648 | |
1055 #define SC_BOTTOM 0x164C | |
1056 #define SRC_SC_RIGHT 0x1654 | |
1057 #define SRC_SC_BOTTOM 0x165C | |
1058 #define DP_CNTL 0x16C0 | |
1059 /* DP_CNTL bit constants */ | |
1060 # define DST_X_RIGHT_TO_LEFT 0x00000000 | |
1061 # define DST_X_LEFT_TO_RIGHT 0x00000001 | |
1062 # define DST_Y_BOTTOM_TO_TOP 0x00000000 | |
1063 # define DST_Y_TOP_TO_BOTTOM 0x00000002 | |
1064 # define DST_X_MAJOR 0x00000000 | |
1065 # define DST_Y_MAJOR 0x00000004 | |
1066 # define DST_X_TILE 0x00000008 | |
1067 # define DST_Y_TILE 0x00000010 | |
1068 # define DST_LAST_PEL 0x00000020 | |
1069 # define DST_TRAIL_X_RIGHT_TO_LEFT 0x00000000 | |
1070 # define DST_TRAIL_X_LEFT_TO_RIGHT 0x00000040 | |
1071 # define DST_TRAP_FILL_RIGHT_TO_LEFT 0x00000000 | |
1072 # define DST_TRAP_FILL_LEFT_TO_RIGHT 0x00000080 | |
1073 # define DST_BRES_SIGN 0x00000100 | |
1074 # define DST_HOST_BIG_ENDIAN_EN 0x00000200 | |
1075 # define DST_POLYLINE_NONLAST 0x00008000 | |
1076 # define DST_RASTER_STALL 0x00010000 | |
1077 # define DST_POLY_EDGE 0x00040000 | |
1078 #define DP_CNTL_XDIR_YDIR_YMAJOR 0x16D0 | |
1079 /* DP_CNTL_XDIR_YDIR_YMAJOR bit constants (short version of DP_CNTL) */ | |
1080 # define DST_X_MAJOR_S 0x00000000 | |
1081 # define DST_Y_MAJOR_S 0x00000001 | |
1082 # define DST_Y_BOTTOM_TO_TOP_S 0x00000000 | |
1083 # define DST_Y_TOP_TO_BOTTOM_S 0x00008000 | |
1084 # define DST_X_RIGHT_TO_LEFT_S 0x00000000 | |
1085 # define DST_X_LEFT_TO_RIGHT_S 0x80000000 | |
1086 #define DP_DATATYPE 0x16C4 | |
1087 /* DP_DATATYPE bit constants */ | |
1088 # define DST_8BPP 0x00000002 | |
1089 # define DST_15BPP 0x00000003 | |
1090 # define DST_16BPP 0x00000004 | |
1091 # define DST_24BPP 0x00000005 | |
1092 # define DST_32BPP 0x00000006 | |
1093 # define DST_8BPP_RGB332 0x00000007 | |
1094 # define DST_8BPP_Y8 0x00000008 | |
1095 # define DST_8BPP_RGB8 0x00000009 | |
1096 # define DST_16BPP_VYUY422 0x0000000b | |
1097 # define DST_16BPP_YVYU422 0x0000000c | |
1098 # define DST_32BPP_AYUV444 0x0000000e | |
1099 # define DST_16BPP_ARGB4444 0x0000000f | |
1100 # define BRUSH_SOLIDCOLOR 0x00000d00 | |
1101 # define SRC_MONO 0x00000000 | |
1102 # define SRC_MONO_LBKGD 0x00010000 | |
1103 # define SRC_DSTCOLOR 0x00030000 | |
1104 # define BYTE_ORDER_MSB_TO_LSB 0x00000000 | |
1105 # define BYTE_ORDER_LSB_TO_MSB 0x40000000 | |
1106 # define DP_CONVERSION_TEMP 0x80000000 | |
1107 # define HOST_BIG_ENDIAN_EN (1 << 29) | |
1108 #define DP_MIX 0x16C8 | |
1109 /* DP_MIX bit constants */ | |
1110 # define DP_SRC_RECT 0x00000200 | |
1111 # define DP_SRC_HOST 0x00000300 | |
1112 # define DP_SRC_HOST_BYTEALIGN 0x00000400 | |
1113 #define DP_WRITE_MSK 0x16CC | |
1114 #define DP_XOP 0x17F8 | |
1115 #define CLR_CMP_CLR_SRC 0x15C4 | |
1116 #define CLR_CMP_CLR_DST 0x15C8 | |
1117 #define CLR_CMP_CNTL 0x15C0 | |
1118 /* CLR_CMP_CNTL bit constants */ | |
1119 # define COMPARE_SRC_FALSE 0x00000000 | |
1120 # define COMPARE_SRC_TRUE 0x00000001 | |
1121 # define COMPARE_SRC_NOT_EQUAL 0x00000004 | |
1122 # define COMPARE_SRC_EQUAL 0x00000005 | |
1123 # define COMPARE_SRC_EQUAL_FLIP 0x00000007 | |
1124 # define COMPARE_DST_FALSE 0x00000000 | |
1125 # define COMPARE_DST_TRUE 0x00000100 | |
1126 # define COMPARE_DST_NOT_EQUAL 0x00000400 | |
1127 # define COMPARE_DST_EQUAL 0x00000500 | |
1128 # define COMPARE_DESTINATION 0x00000000 | |
1129 # define COMPARE_SOURCE 0x01000000 | |
1130 # define COMPARE_SRC_AND_DST 0x02000000 | |
1131 #define CLR_CMP_MSK 0x15CC | |
1132 #define DSTCACHE_MODE 0x1710 | |
1133 #define DSTCACHE_CTLSTAT 0x1714 | |
1134 /* DSTCACHE_CTLSTAT bit constants */ | |
1135 # define RB2D_DC_FLUSH (3 << 0) | |
1136 # define RB2D_DC_FLUSH_ALL 0xf | |
1137 # define RB2D_DC_BUSY (1 << 31) | |
1138 #define DEFAULT_OFFSET 0x16e0 | |
1139 #define DEFAULT_PITCH_OFFSET 0x16E0 | |
1140 #define DEFAULT_SC_BOTTOM_RIGHT 0x16E8 | |
1141 /* DEFAULT_SC_BOTTOM_RIGHT bit constants */ | |
1142 # define DEFAULT_SC_RIGHT_MAX (0x1fff << 0) | |
1143 # define DEFAULT_SC_BOTTOM_MAX (0x1fff << 16) | |
1144 #define DP_GUI_MASTER_CNTL 0x146C | |
1145 /* DP_GUI_MASTER_CNTL bit constants */ | |
1146 # define GMC_SRC_PITCH_OFFSET_DEFAULT 0x00000000 | |
1147 # define GMC_SRC_PITCH_OFFSET_LEAVE 0x00000001 | |
1148 # define GMC_DST_PITCH_OFFSET_DEFAULT 0x00000000 | |
1149 # define GMC_DST_PITCH_OFFSET_LEAVE 0x00000002 | |
1150 # define GMC_SRC_CLIP_DEFAULT 0x00000000 | |
1151 # define GMC_SRC_CLIP_LEAVE 0x00000004 | |
1152 # define GMC_DST_CLIP_DEFAULT 0x00000000 | |
1153 # define GMC_DST_CLIP_LEAVE 0x00000008 | |
1154 # define GMC_BRUSH_8x8MONO 0x00000000 | |
1155 # define GMC_BRUSH_8x8MONO_LBKGD 0x00000010 | |
1156 # define GMC_BRUSH_8x1MONO 0x00000020 | |
1157 # define GMC_BRUSH_8x1MONO_LBKGD 0x00000030 | |
1158 # define GMC_BRUSH_1x8MONO 0x00000040 | |
1159 # define GMC_BRUSH_1x8MONO_LBKGD 0x00000050 | |
1160 # define GMC_BRUSH_32x1MONO 0x00000060 | |
1161 # define GMC_BRUSH_32x1MONO_LBKGD 0x00000070 | |
1162 # define GMC_BRUSH_32x32MONO 0x00000080 | |
1163 # define GMC_BRUSH_32x32MONO_LBKGD 0x00000090 | |
1164 # define GMC_BRUSH_8x8COLOR 0x000000a0 | |
1165 # define GMC_BRUSH_8x1COLOR 0x000000b0 | |
1166 # define GMC_BRUSH_1x8COLOR 0x000000c0 | |
1167 # define GMC_BRUSH_SOLID_COLOR 0x000000d0 | |
1168 # define GMC_DST_8BPP 0x00000200 | |
1169 # define GMC_DST_15BPP 0x00000300 | |
1170 # define GMC_DST_16BPP 0x00000400 | |
1171 # define GMC_DST_24BPP 0x00000500 | |
1172 # define GMC_DST_32BPP 0x00000600 | |
1173 # define GMC_DST_8BPP_RGB332 0x00000700 | |
1174 # define GMC_DST_8BPP_Y8 0x00000800 | |
1175 # define GMC_DST_8BPP_RGB8 0x00000900 | |
1176 # define GMC_DST_16BPP_VYUY422 0x00000b00 | |
1177 # define GMC_DST_16BPP_YVYU422 0x00000c00 | |
1178 # define GMC_DST_32BPP_AYUV444 0x00000e00 | |
1179 # define GMC_DST_16BPP_ARGB4444 0x00000f00 | |
1180 # define GMC_SRC_MONO 0x00000000 | |
1181 # define GMC_SRC_MONO_LBKGD 0x00001000 | |
1182 # define GMC_SRC_DSTCOLOR 0x00003000 | |
1183 # define GMC_BYTE_ORDER_MSB_TO_LSB 0x00000000 | |
1184 # define GMC_BYTE_ORDER_LSB_TO_MSB 0x00004000 | |
1185 # define GMC_DP_CONVERSION_TEMP_9300 0x00008000 | |
1186 # define GMC_DP_CONVERSION_TEMP_6500 0x00000000 | |
1187 # define GMC_DP_SRC_RECT 0x02000000 | |
1188 # define GMC_DP_SRC_HOST 0x03000000 | |
1189 # define GMC_DP_SRC_HOST_BYTEALIGN 0x04000000 | |
1190 # define GMC_3D_FCN_EN_CLR 0x00000000 | |
1191 # define GMC_3D_FCN_EN_SET 0x08000000 | |
1192 # define GMC_DST_CLR_CMP_FCN_LEAVE 0x00000000 | |
1193 # define GMC_DST_CLR_CMP_FCN_CLEAR 0x10000000 | |
1194 # define GMC_AUX_CLIP_LEAVE 0x00000000 | |
1195 # define GMC_AUX_CLIP_CLEAR 0x20000000 | |
1196 # define GMC_WRITE_MASK_LEAVE 0x00000000 | |
1197 # define GMC_WRITE_MASK_SET 0x40000000 | |
1198 # define GMC_CLR_CMP_CNTL_DIS (1 << 28) | |
1199 # define GMC_SRC_DATATYPE_COLOR (3 << 12) | |
1200 # define ROP3_S 0x00cc0000 | |
1201 # define ROP3_SRCCOPY 0x00cc0000 | |
1202 # define ROP3_P 0x00f00000 | |
1203 # define ROP3_PATCOPY 0x00f00000 | |
1204 # define DP_SRC_SOURCE_MASK (7 << 24) | |
1205 # define GMC_BRUSH_NONE (15 << 4) | |
1206 # define DP_SRC_SOURCE_MEMORY (2 << 24) | |
1207 # define GMC_BRUSH_SOLIDCOLOR 0x000000d0 | |
1208 #define SC_TOP_LEFT 0x16EC | |
1209 #define SC_BOTTOM_RIGHT 0x16F0 | |
1210 #define SRC_SC_BOTTOM_RIGHT 0x16F4 | |
1211 #define RB2D_DSTCACHE_CTLSTAT 0x342C | |
1212 #define RB2D_DSTCACHE_MODE 0x3428 | |
1213 | |
1214 #define BASE_CODE 0x0f0b | |
1215 #define RADEON_BIOS_0_SCRATCH 0x0010 | |
1216 #define RADEON_BIOS_1_SCRATCH 0x0014 | |
1217 #define RADEON_BIOS_2_SCRATCH 0x0018 | |
1218 #define RADEON_BIOS_3_SCRATCH 0x001c | |
1219 #define RADEON_BIOS_4_SCRATCH 0x0020 | |
1220 #define RADEON_BIOS_5_SCRATCH 0x0024 | |
1221 #define RADEON_BIOS_6_SCRATCH 0x0028 | |
1222 #define RADEON_BIOS_7_SCRATCH 0x002c | |
1223 | |
1224 | |
1225 #define CLK_PIN_CNTL 0x0001 | |
1226 #define PPLL_CNTL 0x0002 | |
1227 # define PPLL_RESET (1 << 0) | |
1228 # define PPLL_SLEEP (1 << 1) | |
1229 # define PPLL_ATOMIC_UPDATE_EN (1 << 16) | |
1230 # define PPLL_VGA_ATOMIC_UPDATE_EN (1 << 17) | |
1231 # define PPLL_ATOMIC_UPDATE_VSYNC (1 << 18) | |
1232 #define PPLL_REF_DIV 0x0003 | |
1233 # define PPLL_REF_DIV_MASK 0x03ff | |
1234 # define PPLL_ATOMIC_UPDATE_R (1 << 15) /* same as _W */ | |
1235 # define PPLL_ATOMIC_UPDATE_W (1 << 15) /* same as _R */ | |
1236 #define PPLL_DIV_0 0x0004 | |
1237 #define PPLL_DIV_1 0x0005 | |
1238 #define PPLL_DIV_2 0x0006 | |
1239 #define PPLL_DIV_3 0x0007 | |
1240 #define VCLK_ECP_CNTL 0x0008 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1241 # define VCLK_SRC_SEL_MASK 0x03 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1242 # define VCLK_SRC_SEL_CPUCLK 0x00 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1243 # define VCLK_SRC_SEL_PSCANCLK 0x01 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1244 # define VCLK_SRC_SEL_BYTECLK 0x02 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1245 # define VCLK_SRC_SEL_PPLLCLK 0x03 |
3996 | 1246 #define HTOTAL_CNTL 0x0009 |
1247 #define HTOTAL2_CNTL 0x002e /* PLL */ | |
1248 #define M_SPLL_REF_FB_DIV 0x000a | |
1249 #define AGP_PLL_CNTL 0x000b | |
1250 #define SPLL_CNTL 0x000c | |
1251 #define SCLK_CNTL 0x000d | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1252 # define DYN_STOP_LAT_MASK 0x00007ff8 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1253 # define CP_MAX_DYN_STOP_LAT 0x0008 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1254 # define SCLK_FORCEON_MASK 0xffff8000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1255 #define SCLK_MORE_CNTL 0x0035 /* PLL */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1256 # define SCLK_MORE_FORCEON 0x0700 |
3996 | 1257 #define MPLL_CNTL 0x000e |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1258 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1259 #define MCLK_CNTL 0x000f /* PLL */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1260 # define FORCE_GCP (1 << 16) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1261 # define FORCE_PIPE3D_CP (1 << 17) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1262 # define FORCE_RCP (1 << 18) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1263 #else |
3996 | 1264 #define MCLK_CNTL 0x0012 |
1265 /* MCLK_CNTL bit constants */ | |
1266 # define FORCEON_MCLKA (1 << 16) | |
1267 # define FORCEON_MCLKB (1 << 17) | |
1268 # define FORCEON_YCLKA (1 << 18) | |
1269 # define FORCEON_YCLKB (1 << 19) | |
1270 # define FORCEON_MC (1 << 20) | |
1271 # define FORCEON_AIC (1 << 21) | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1272 #endif |
3996 | 1273 #define PLL_TEST_CNTL 0x0013 |
1274 #define P2PLL_CNTL 0x002a /* P2PLL */ | |
1275 # define P2PLL_RESET (1 << 0) | |
1276 # define P2PLL_SLEEP (1 << 1) | |
1277 # define P2PLL_ATOMIC_UPDATE_EN (1 << 16) | |
1278 # define P2PLL_VGA_ATOMIC_UPDATE_EN (1 << 17) | |
1279 # define P2PLL_ATOMIC_UPDATE_VSYNC (1 << 18) | |
1280 #define P2PLL_DIV_0 0x002c | |
1281 # define P2PLL_FB0_DIV_MASK 0x07ff | |
1282 # define P2PLL_POST0_DIV_MASK 0x00070000 | |
1283 #define P2PLL_REF_DIV 0x002B /* PLL */ | |
1284 # define P2PLL_REF_DIV_MASK 0x03ff | |
1285 # define P2PLL_ATOMIC_UPDATE_R (1 << 15) /* same as _W */ | |
1286 # define P2PLL_ATOMIC_UPDATE_W (1 << 15) /* same as _R */ | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1287 #define PIXCLKS_CNTL 0x002d |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1288 # define PIX2CLK_SRC_SEL_MASK 0x03 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1289 # define PIX2CLK_SRC_SEL_CPUCLK 0x00 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1290 # define PIX2CLK_SRC_SEL_PSCANCLK 0x01 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1291 # define PIX2CLK_SRC_SEL_BYTECLK 0x02 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1292 # define PIX2CLK_SRC_SEL_P2PLLCLK 0x03 |
3996 | 1293 |
1294 /* masks */ | |
1295 | |
1296 #define CONFIG_MEMSIZE_MASK 0x1f000000 | |
1297 #define MEM_CFG_TYPE 0x40000000 | |
1298 #define DST_OFFSET_MASK 0x003fffff | |
1299 #define DST_PITCH_MASK 0x3fc00000 | |
1300 #define DEFAULT_TILE_MASK 0xc0000000 | |
1301 #define PPLL_DIV_SEL_MASK 0x00000300 | |
1302 #define PPLL_FB3_DIV_MASK 0x000007ff | |
1303 #define PPLL_POST3_DIV_MASK 0x00070000 | |
1304 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1305 /* BUS MASTERING */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1306 #define BM_FRAME_BUF_OFFSET 0xA00 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1307 #define BM_SYSTEM_MEM_ADDR 0xA04 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1308 #define BM_COMMAND 0xA08 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1309 # define BM_INTERRUPT_DIS 0x08000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1310 # define BM_TRANSFER_DEST_REG 0x10000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1311 # define BM_FORCE_TO_PCI 0x20000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1312 # define BM_FRAME_OFFSET_HOLD 0x40000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1313 # define BM_END_OF_LIST 0x80000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1314 #define BM_STATUS 0xA0c |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1315 #define BM_QUEUE_STATUS 0xA10 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1316 #define BM_QUEUE_FREE_STATUS 0xA14 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1317 #define BM_CHUNK_0_VAL 0xA18 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1318 # define BM_PTR_FORCE_TO_PCI 0x00200000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1319 # define BM_PM4_RD_FORCE_TO_PCI 0x00400000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1320 # define BM_GLOBAL_FORCE_TO_PCI 0x00800000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1321 # define BM_VIP3_NOCHUNK 0x10000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1322 # define BM_VIP2_NOCHUNK 0x20000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1323 # define BM_VIP1_NOCHUNK 0x40000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1324 # define BM_VIP0_NOCHUNK 0x80000000 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1325 #define BM_CHUNK_1_VAL 0xA1C |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1326 #define BM_VIP0_BUF 0xA20 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1327 # define SYSTEM_TRIGGER_SYSTEM_TO_VIDEO 0x0 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1328 # define SYSTEM_TRIGGER_VIDEO_TO_SYSTEM 0x1 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1329 #define BM_VIP0_ACTIVE 0xA24 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1330 #define BM_VIP1_BUF 0xA30 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1331 #define BM_VIP1_ACTIVE 0xA34 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1332 #define BM_VIP2_BUF 0xA40 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1333 #define BM_VIP2_ACTIVE 0xA44 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1334 #define BM_VIP3_BUF 0xA50 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1335 #define BM_VIP3_ACTIVE 0xA54 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1336 #define BM_VIDCAP_BUF0 0xA60 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1337 #define BM_VIDCAP_BUF1 0xA64 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1338 #define BM_VIDCAP_BUF2 0xA68 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1339 #define BM_VIDCAP_ACTIVE 0xA6c |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5044
diff
changeset
|
1340 #define BM_GUI 0xA80 |
3996 | 1341 |
1342 /* RAGE THEATER REGISTERS */ | |
1343 | |
1344 #define DMA_VIPH0_COMMAND 0x0A00 | |
1345 #define DMA_VIPH1_COMMAND 0x0A04 | |
1346 #define DMA_VIPH2_COMMAND 0x0A08 | |
1347 #define DMA_VIPH3_COMMAND 0x0A0C | |
1348 #define DMA_VIPH_STATUS 0x0A10 | |
1349 #define DMA_VIPH_CHUNK_0 0x0A18 | |
1350 #define DMA_VIPH_CHUNK_1_VAL 0x0A1C | |
1351 #define DMA_VIP0_TABLE_ADDR 0x0A20 | |
1352 #define DMA_VIPH0_ACTIVE 0x0A24 | |
1353 #define DMA_VIP1_TABLE_ADDR 0x0A30 | |
1354 #define DMA_VIPH1_ACTIVE 0x0A34 | |
1355 #define DMA_VIP2_TABLE_ADDR 0x0A40 | |
1356 #define DMA_VIPH2_ACTIVE 0x0A44 | |
1357 #define DMA_VIP3_TABLE_ADDR 0x0A50 | |
1358 #define DMA_VIPH3_ACTIVE 0x0A54 | |
1359 #define DMA_VIPH_ABORT 0x0A88 | |
1360 | |
1361 #define VIPH_CH0_DATA 0x0c00 | |
1362 #define VIPH_CH1_DATA 0x0c04 | |
1363 #define VIPH_CH2_DATA 0x0c08 | |
1364 #define VIPH_CH3_DATA 0x0c0c | |
1365 #define VIPH_CH0_ADDR 0x0c10 | |
1366 #define VIPH_CH1_ADDR 0x0c14 | |
1367 #define VIPH_CH2_ADDR 0x0c18 | |
1368 #define VIPH_CH3_ADDR 0x0c1c | |
1369 #define VIPH_CH0_SBCNT 0x0c20 | |
1370 #define VIPH_CH1_SBCNT 0x0c24 | |
1371 #define VIPH_CH2_SBCNT 0x0c28 | |
1372 #define VIPH_CH3_SBCNT 0x0c2c | |
1373 #define VIPH_CH0_ABCNT 0x0c30 | |
1374 #define VIPH_CH1_ABCNT 0x0c34 | |
1375 #define VIPH_CH2_ABCNT 0x0c38 | |
1376 #define VIPH_CH3_ABCNT 0x0c3c | |
1377 #define VIPH_CONTROL 0x0c40 | |
1378 #define VIPH_DV_LAT 0x0c44 | |
1379 #define VIPH_BM_CHUNK 0x0c48 | |
1380 #define VIPH_DV_INT 0x0c4c | |
1381 #define VIPH_TIMEOUT_STAT 0x0c50 | |
1382 | |
1383 #define VIPH_REG_DATA 0x0084 | |
1384 #define VIPH_REG_ADDR 0x0080 | |
1385 | |
1386 /* Address Space Rage Theatre Registers (VIP Access) */ | |
1387 #define VIP_VIP_VENDOR_DEVICE_ID 0x0000 | |
1388 #define VIP_VIP_SUB_VENDOR_DEVICE_ID 0x0004 | |
1389 #define VIP_VIP_COMMAND_STATUS 0x0008 | |
1390 #define VIP_VIP_REVISION_ID 0x000c | |
1391 #define VIP_HW_DEBUG 0x0010 | |
1392 #define VIP_SW_SCRATCH 0x0014 | |
1393 #define VIP_I2C_CNTL_0 0x0020 | |
1394 #define VIP_I2C_CNTL_1 0x0024 | |
1395 #define VIP_I2C_DATA 0x0028 | |
1396 #define VIP_INT_CNTL 0x002c | |
1397 #define VIP_GPIO_INOUT 0x0030 | |
1398 #define VIP_GPIO_CNTL 0x0034 | |
1399 #define VIP_CLKOUT_GPIO_CNTL 0x0038 | |
1400 #define VIP_RIPINTF_PORT_CNTL 0x003c | |
1401 #define VIP_ADC_CNTL 0x0400 | |
1402 #define VIP_ADC_DEBUG 0x0404 | |
1403 #define VIP_STANDARD_SELECT 0x0408 | |
1404 #define VIP_THERMO2BIN_STATUS 0x040c | |
1405 #define VIP_COMB_CNTL0 0x0440 | |
1406 #define VIP_COMB_CNTL1 0x0444 | |
1407 #define VIP_COMB_CNTL2 0x0448 | |
1408 #define VIP_COMB_LINE_LENGTH 0x044c | |
1409 #define VIP_NOISE_CNTL0 0x0450 | |
1410 #define VIP_HS_PLINE 0x0480 | |
1411 #define VIP_HS_DTOINC 0x0484 | |
1412 #define VIP_HS_PLLGAIN 0x0488 | |
1413 #define VIP_HS_MINMAXWIDTH 0x048c | |
1414 #define VIP_HS_GENLOCKDELAY 0x0490 | |
1415 #define VIP_HS_WINDOW_LIMIT 0x0494 | |
1416 #define VIP_HS_WINDOW_OC_SPEED 0x0498 | |
1417 #define VIP_HS_PULSE_WIDTH 0x049c | |
1418 #define VIP_HS_PLL_ERROR 0x04a0 | |
1419 #define VIP_HS_PLL_FS_PATH 0x04a4 | |
1420 #define VIP_SG_BLACK_GATE 0x04c0 | |
1421 #define VIP_SG_SYNCTIP_GATE 0x04c4 | |
1422 #define VIP_SG_UVGATE_GATE 0x04c8 | |
1423 #define VIP_LP_AGC_CLAMP_CNTL0 0x0500 | |
1424 #define VIP_LP_AGC_CLAMP_CNTL1 0x0504 | |
1425 #define VIP_LP_BRIGHTNESS 0x0508 | |
1426 #define VIP_LP_CONTRAST 0x050c | |
1427 #define VIP_LP_SLICE_LIMIT 0x0510 | |
1428 #define VIP_LP_WPA_CNTL0 0x0514 | |
1429 #define VIP_LP_WPA_CNTL1 0x0518 | |
1430 #define VIP_LP_BLACK_LEVEL 0x051c | |
1431 #define VIP_LP_SLICE_LEVEL 0x0520 | |
1432 #define VIP_LP_SYNCTIP_LEVEL 0x0524 | |
1433 #define VIP_LP_VERT_LOCKOUT 0x0528 | |
1434 #define VIP_VS_DETECTOR_CNTL 0x0540 | |
1435 #define VIP_VS_BLANKING_CNTL 0x0544 | |
1436 #define VIP_VS_FIELD_ID_CNTL 0x0548 | |
1437 #define VIP_VS_COUNTER_CNTL 0x054c | |
1438 #define VIP_VS_FRAME_TOTAL 0x0550 | |
1439 #define VIP_VS_LINE_COUNT 0x0554 | |
1440 #define VIP_CP_PLL_CNTL0 0x0580 | |
1441 #define VIP_CP_PLL_CNTL1 0x0584 | |
1442 #define VIP_CP_HUE_CNTL 0x0588 | |
1443 #define VIP_CP_BURST_GAIN 0x058c | |
1444 #define VIP_CP_AGC_CNTL 0x0590 | |
1445 #define VIP_CP_ACTIVE_GAIN 0x0594 | |
1446 #define VIP_CP_PLL_STATUS0 0x0598 | |
1447 #define VIP_CP_PLL_STATUS1 0x059c | |
1448 #define VIP_CP_PLL_STATUS2 0x05a0 | |
1449 #define VIP_CP_PLL_STATUS3 0x05a4 | |
1450 #define VIP_CP_PLL_STATUS4 0x05a8 | |
1451 #define VIP_CP_PLL_STATUS5 0x05ac | |
1452 #define VIP_CP_PLL_STATUS6 0x05b0 | |
1453 #define VIP_CP_PLL_STATUS7 0x05b4 | |
1454 #define VIP_CP_DEBUG_FORCE 0x05b8 | |
1455 #define VIP_CP_VERT_LOCKOUT 0x05bc | |
1456 #define VIP_H_ACTIVE_WINDOW 0x05c0 | |
1457 #define VIP_V_ACTIVE_WINDOW 0x05c4 | |
1458 #define VIP_H_VBI_WINDOW 0x05c8 | |
1459 #define VIP_V_VBI_WINDOW 0x05cc | |
1460 #define VIP_VBI_CONTROL 0x05d0 | |
1461 #define VIP_DECODER_DEBUG_CNTL 0x05d4 | |
1462 #define VIP_SINGLE_STEP_DATA 0x05d8 | |
1463 #define VIP_MASTER_CNTL 0x0040 | |
1464 #define VIP_RGB_CNTL 0x0048 | |
1465 #define VIP_CLKOUT_CNTL 0x004c | |
1466 #define VIP_SYNC_CNTL 0x0050 | |
1467 #define VIP_I2C_CNTL 0x0054 | |
1468 #define VIP_HTOTAL 0x0080 | |
1469 #define VIP_HDISP 0x0084 | |
1470 #define VIP_HSIZE 0x0088 | |
1471 #define VIP_HSTART 0x008c | |
1472 #define VIP_HCOUNT 0x0090 | |
1473 #define VIP_VTOTAL 0x0094 | |
1474 #define VIP_VDISP 0x0098 | |
1475 #define VIP_VCOUNT 0x009c | |
1476 #define VIP_VFTOTAL 0x00a0 | |
1477 #define VIP_DFCOUNT 0x00a4 | |
1478 #define VIP_DFRESTART 0x00a8 | |
1479 #define VIP_DHRESTART 0x00ac | |
1480 #define VIP_DVRESTART 0x00b0 | |
1481 #define VIP_SYNC_SIZE 0x00b4 | |
1482 #define VIP_TV_PLL_FINE_CNTL 0x00b8 | |
1483 #define VIP_CRT_PLL_FINE_CNTL 0x00bc | |
1484 #define VIP_TV_PLL_CNTL 0x00c0 | |
1485 #define VIP_CRT_PLL_CNTL 0x00c4 | |
1486 #define VIP_PLL_CNTL0 0x00c8 | |
1487 #define VIP_PLL_TEST_CNTL 0x00cc | |
1488 #define VIP_CLOCK_SEL_CNTL 0x00d0 | |
1489 #define VIP_VIN_PLL_CNTL 0x00d4 | |
1490 #define VIP_VIN_PLL_FINE_CNTL 0x00d8 | |
1491 #define VIP_AUD_PLL_CNTL 0x00e0 | |
1492 #define VIP_AUD_PLL_FINE_CNTL 0x00e4 | |
1493 #define VIP_AUD_CLK_DIVIDERS 0x00e8 | |
1494 #define VIP_AUD_DTO_INCREMENTS 0x00ec | |
1495 #define VIP_L54_PLL_CNTL 0x00f0 | |
1496 #define VIP_L54_PLL_FINE_CNTL 0x00f4 | |
1497 #define VIP_L54_DTO_INCREMENTS 0x00f8 | |
1498 #define VIP_PLL_CNTL1 0x00fc | |
1499 #define VIP_FRAME_LOCK_CNTL 0x0100 | |
1500 #define VIP_SYNC_LOCK_CNTL 0x0104 | |
1501 #define VIP_TVO_SYNC_PAT_ACCUM 0x0108 | |
1502 #define VIP_TVO_SYNC_THRESHOLD 0x010c | |
1503 #define VIP_TVO_SYNC_PAT_EXPECT 0x0110 | |
1504 #define VIP_DELAY_ONE_MAP_A 0x0114 | |
1505 #define VIP_DELAY_ONE_MAP_B 0x0118 | |
1506 #define VIP_DELAY_ZERO_MAP_A 0x011c | |
1507 #define VIP_DELAY_ZERO_MAP_B 0x0120 | |
1508 #define VIP_TVO_DATA_DELAY_A 0x0140 | |
1509 #define VIP_TVO_DATA_DELAY_B 0x0144 | |
1510 #define VIP_HOST_READ_DATA 0x0180 | |
1511 #define VIP_HOST_WRITE_DATA 0x0184 | |
1512 #define VIP_HOST_RD_WT_CNTL 0x0188 | |
1513 #define VIP_VSCALER_CNTL1 0x01c0 | |
1514 #define VIP_TIMING_CNTL 0x01c4 | |
1515 #define VIP_VSCALER_CNTL2 0x01c8 | |
1516 #define VIP_Y_FALL_CNTL 0x01cc | |
1517 #define VIP_Y_RISE_CNTL 0x01d0 | |
1518 #define VIP_Y_SAW_TOOTH_CNTL 0x01d4 | |
1519 #define VIP_UPSAMP_AND_GAIN_CNTL 0x01e0 | |
1520 #define VIP_GAIN_LIMIT_SETTINGS 0x01e4 | |
1521 #define VIP_LINEAR_GAIN_SETTINGS 0x01e8 | |
1522 #define VIP_MODULATOR_CNTL1 0x0200 | |
1523 #define VIP_MODULATOR_CNTL2 0x0204 | |
1524 #define VIP_MV_MODE_CNTL 0x0208 | |
1525 #define VIP_MV_STRIPE_CNTL 0x020c | |
1526 #define VIP_MV_LEVEL_CNTL1 0x0210 | |
1527 #define VIP_MV_LEVEL_CNTL2 0x0214 | |
1528 #define VIP_PRE_DAC_MUX_CNTL 0x0240 | |
1529 #define VIP_TV_DAC_CNTL 0x0280 | |
1530 #define VIP_CRC_CNTL 0x02c0 | |
1531 #define VIP_VIDEO_PORT_SIG 0x02c4 | |
1532 #define VIP_VBI_CC_CNTL 0x02c8 | |
1533 #define VIP_VBI_EDS_CNTL 0x02cc | |
1534 #define VIP_VBI_20BIT_CNTL 0x02d0 | |
1535 #define VIP_VBI_DTO_CNTL 0x02d4 | |
1536 #define VIP_VBI_LEVEL_CNTL 0x02d8 | |
1537 #define VIP_UV_ADR 0x0300 | |
1538 #define VIP_MV_STATUS 0x0330 | |
1539 #define VIP_UPSAMP_COEFF0_0 0x0340 | |
1540 #define VIP_UPSAMP_COEFF0_1 0x0344 | |
1541 #define VIP_UPSAMP_COEFF0_2 0x0348 | |
1542 #define VIP_UPSAMP_COEFF1_0 0x034c | |
1543 #define VIP_UPSAMP_COEFF1_1 0x0350 | |
1544 #define VIP_UPSAMP_COEFF1_2 0x0354 | |
1545 #define VIP_UPSAMP_COEFF2_0 0x0358 | |
1546 #define VIP_UPSAMP_COEFF2_1 0x035c | |
1547 #define VIP_UPSAMP_COEFF2_2 0x0360 | |
1548 #define VIP_UPSAMP_COEFF3_0 0x0364 | |
1549 #define VIP_UPSAMP_COEFF3_1 0x0368 | |
1550 #define VIP_UPSAMP_COEFF3_2 0x036c | |
1551 #define VIP_UPSAMP_COEFF4_0 0x0370 | |
1552 #define VIP_UPSAMP_COEFF4_1 0x0374 | |
1553 #define VIP_UPSAMP_COEFF4_2 0x0378 | |
1554 #define VIP_TV_DTO_INCREMENTS 0x0390 | |
1555 #define VIP_CRT_DTO_INCREMENTS 0x0394 | |
1556 #define VIP_VSYNC_DIFF_CNTL 0x03a0 | |
1557 #define VIP_VSYNC_DIFF_LIMITS 0x03a4 | |
1558 #define VIP_VSYNC_DIFF_RD_DATA 0x03a8 | |
1559 #define VIP_SCALER_IN_WINDOW 0x0618 | |
1560 #define VIP_SCALER_OUT_WINDOW 0x061c | |
1561 #define VIP_H_SCALER_CONTROL 0x0600 | |
1562 #define VIP_V_SCALER_CONTROL 0x0604 | |
1563 #define VIP_V_DEINTERLACE_CONTROL 0x0608 | |
1564 #define VIP_VBI_SCALER_CONTROL 0x060c | |
1565 #define VIP_DVS_PORT_CTRL 0x0610 | |
1566 #define VIP_DVS_PORT_READBACK 0x0614 | |
1567 #define VIP_FIFOA_CONFIG 0x0800 | |
1568 #define VIP_FIFOB_CONFIG 0x0804 | |
1569 #define VIP_FIFOC_CONFIG 0x0808 | |
1570 #define VIP_SPDIF_PORT_CNTL 0x080c | |
1571 #define VIP_SPDIF_CHANNEL_STAT 0x0810 | |
1572 #define VIP_SPDIF_AC3_PREAMBLE 0x0814 | |
1573 #define VIP_I2S_TRANSMIT_CNTL 0x0818 | |
1574 #define VIP_I2S_RECEIVE_CNTL 0x081c | |
1575 #define VIP_SPDIF_TX_CNT_REG 0x0820 | |
1576 #define VIP_IIS_TX_CNT_REG 0x0824 | |
1577 | |
1578 /* Status defines */ | |
1579 #define VIP_BUSY 0 | |
1580 #define VIP_IDLE 1 | |
1581 #define VIP_RESET 2 | |
1582 | |
1583 #define VIPH_TIMEOUT_STAT__VIPH_REG_STAT 0x00000010 | |
1584 #define VIPH_TIMEOUT_STAT__VIPH_REG_AK 0x00000010 | |
1585 #define VIPH_TIMEOUT_STAT__VIPH_REGR_DIS 0x01000000 | |
1586 #define TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN 0x00000001 | |
1587 | |
1588 #define RT_ATI_ID 0x4D541002 | |
1589 | |
1590 /* Register/Field values: */ | |
1591 #define RT_COMP0 0x0 | |
1592 #define RT_COMP1 0x1 | |
1593 #define RT_COMP2 0x2 | |
1594 #define RT_YF_COMP3 0x3 | |
1595 #define RT_YR_COMP3 0x4 | |
1596 #define RT_YCF_COMP4 0x5 | |
1597 #define RT_YCR_COMP4 0x6 | |
1598 | |
1599 /* Video standard defines */ | |
1600 #define RT_NTSC 0x0 | |
1601 #define RT_PAL 0x1 | |
1602 #define RT_SECAM 0x2 | |
1603 #define extNONE 0x0000 | |
1604 #define extNTSC 0x0100 | |
1605 #define extRsvd 0x0200 | |
1606 #define extPAL 0x0300 | |
1607 #define extPAL_M 0x0400 | |
1608 #define extPAL_N 0x0500 | |
1609 #define extSECAM 0x0600 | |
1610 #define extPAL_NCOMB 0x0700 | |
1611 #define extNTSC_J 0x0800 | |
1612 #define extNTSC_443 0x0900 | |
1613 #define extPAL_BGHI 0x0A00 | |
1614 #define extPAL_60 0x0B00 | |
1615 /* these are used in MSP3430 */ | |
1616 #define extPAL_DK1 0x0C00 | |
1617 #define extPAL_AUTO 0x0D00 | |
1618 | |
1619 #define RT_FREF_2700 6 | |
1620 #define RT_FREF_2950 5 | |
1621 | |
1622 #define RT_COMPOSITE 0x0 | |
1623 #define RT_SVIDEO 0x1 | |
1624 | |
1625 #define RT_NORM_SHARPNESS 0x03 | |
1626 #define RT_HIGH_SHARPNESS 0x0F | |
1627 | |
1628 #define RT_HUE_PAL_DEF 0x00 | |
1629 | |
1630 #define RT_DECINTERLACED 0x1 | |
1631 #define RT_DECNONINTERLACED 0x0 | |
1632 | |
1633 #define NTSC_LINES 525 | |
1634 #define PAL_SECAM_LINES 625 | |
1635 | |
1636 #define RT_ASYNC_ENABLE 0x0 | |
1637 #define RT_ASYNC_DISABLE 0x1 | |
1638 #define RT_ASYNC_RESET 0x1 | |
1639 | |
1640 #define RT_VINRST_ACTIVE 0x0 | |
1641 #define RT_VINRST_RESET 0x1 | |
1642 #define RT_L54RST_RESET 0x1 | |
1643 | |
1644 #define RT_REF_CLK 0x0 | |
1645 #define RT_PLL_VIN_CLK 0x1 | |
1646 | |
1647 #define RT_VIN_ASYNC_RST 0x20 | |
1648 #define RT_DVS_ASYNC_RST 0x80 | |
1649 | |
1650 #define RT_ADC_ENABLE 0x0 | |
1651 #define RT_ADC_DISABLE 0x1 | |
1652 | |
1653 #define RT_DVSDIR_IN 0x0 | |
1654 #define RT_DVSDIR_OUT 0x1 | |
1655 | |
1656 #define RT_DVSCLK_HIGH 0x0 | |
1657 #define RT_DVSCLK_LOW 0x1 | |
1658 | |
1659 #define RT_DVSCLK_SEL_8FS 0x0 | |
1660 #define RT_DVSCLK_SEL_27MHZ 0x1 | |
1661 | |
1662 #define RT_DVS_CONTSTREAM 0x1 | |
1663 #define RT_DVS_NONCONTSTREAM 0x0 | |
1664 | |
1665 #define RT_DVSDAT_HIGH 0x0 | |
1666 #define RT_DVSDAT_LOW 0x1 | |
1667 | |
1668 #define RT_ADC_CNTL_DEFAULT 0x03252338 | |
1669 | |
1670 /* COMB_CNTL0 FILTER SETTINGS FOR DIFFERENT STANDARDS: */ | |
1671 #define RT_NTSCM_COMB_CNTL0_COMPOSITE 0x09438090 | |
1672 #define RT_NTSCM_COMB_CNTL0_SVIDEO 0x48540000 | |
1673 | |
1674 #define RT_PAL_COMB_CNTL0_COMPOSITE 0x09438090 | |
1675 #define RT_PAL_COMB_CNTL0_SVIDEO 0x40348090 | |
1676 | |
1677 #define RT_SECAM_COMB_CNTL0_COMPOSITE 0xD0108090 /* instead of orig 0xD0088090 - eric*/ | |
1678 #define RT_SECAM_COMB_CNTL0_SVIDEO 0x50148090 | |
1679 | |
1680 #define RT_PALN_COMB_CNTL0_COMPOSITE 0x09438090 | |
1681 #define RT_PALN_COMB_CNTL0_SVIDEO 0x40348090 | |
1682 | |
1683 #define RT_PALM_COMB_CNTL0_COMPOSITE 0x09438090 | |
1684 #define RT_PALM_COMB_CNTL0_SVIDEO 0x40348090 | |
1685 /* End of filter settings. */ | |
1686 | |
1687 /* COMB_CNTL1 FILTER SETTINGS FOR DIFFERENT STANDARDS: */ | |
1688 #define RT_NTSCM_COMB_CNTL1_COMPOSITE 0x00000010 | |
1689 #define RT_NTSCM_COMB_CNTL1_SVIDEO 0x00000081 | |
1690 | |
1691 #define RT_PAL_COMB_CNTL1_COMPOSITE 0x00000010 | |
1692 #define RT_PAL_COMB_CNTL1_SVIDEO 0x000000A1 | |
1693 | |
1694 #define RT_SECAM_COMB_CNTL1_COMPOSITE 0x00000091 | |
1695 #define RT_SECAM_COMB_CNTL1_SVIDEO 0x00000081 | |
1696 | |
1697 #define RT_PALN_COMB_CNTL1_COMPOSITE 0x00000010 | |
1698 #define RT_PALN_COMB_CNTL1_SVIDEO 0x000000A1 | |
1699 | |
1700 #define RT_PALM_COMB_CNTL1_COMPOSITE 0x00000010 | |
1701 #define RT_PALM_COMB_CNTL1_SVIDEO 0x000000A1 | |
1702 /* End of filter settings. */ | |
1703 | |
1704 /* COMB_CNTL2 FILTER SETTINGS FOR DIFFERENT STANDARDS: */ | |
1705 #define RT_NTSCM_COMB_CNTL2_COMPOSITE 0x16161010 | |
1706 #define RT_NTSCM_COMB_CNTL2_SVIDEO 0xFFFFFFFF | |
1707 | |
1708 #define RT_PAL_COMB_CNTL2_COMPOSITE 0x06080102 /* instead of 0x16161010 - Ivo */ | |
1709 #define RT_PAL_COMB_CNTL2_SVIDEO 0x06080102 | |
1710 | |
1711 #define RT_SECAM_COMB_CNTL2_COMPOSITE 0xffffffff /* instead of 0x06080102 - eric */ | |
1712 #define RT_SECAM_COMB_CNTL2_SVIDEO 0x06080102 | |
1713 | |
1714 #define RT_PALN_COMB_CNTL2_COMPOSITE 0x06080102 | |
1715 #define RT_PALN_COMB_CNTL2_SVIDEO 0x06080102 | |
1716 | |
1717 #define RT_PALM_COMB_CNTL2_COMPOSITE 0x06080102 | |
1718 #define RT_PALM_COMB_CNTL2_SVIDEO 0x06080102 | |
1719 /* End of filter settings. */ | |
1720 | |
1721 /* COMB_LINE_LENGTH FILTER SETTINGS FOR DIFFERENT STANDARDS: */ | |
1722 #define RT_NTSCM_COMB_LENGTH_COMPOSITE 0x0718038A | |
1723 #define RT_NTSCM_COMB_LENGTH_SVIDEO 0x0718038A | |
1724 | |
1725 #define RT_PAL_COMB_LENGTH_COMPOSITE 0x08DA046B | |
1726 #define RT_PAL_COMB_LENGTH_SVIDEO 0x08DA046B | |
1727 | |
1728 #define RT_SECAM_COMB_LENGTH_COMPOSITE 0x08DA046A | |
1729 #define RT_SECAM_COMB_LENGTH_SVIDEO 0x08DA046A | |
1730 | |
1731 #define RT_PALN_COMB_LENGTH_COMPOSITE 0x07260391 | |
1732 #define RT_PALN_COMB_LENGTH_SVIDEO 0x07260391 | |
1733 | |
1734 #define RT_PALM_COMB_LENGTH_COMPOSITE 0x07160389 | |
1735 #define RT_PALM_COMB_LENGTH_SVIDEO 0x07160389 | |
1736 /* End of filter settings. */ | |
1737 | |
1738 /* LP_AGC_CLAMP_CNTL0 */ | |
1739 #define RT_NTSCM_SYNCTIP_REF0 0x00000037 | |
1740 #define RT_NTSCM_SYNCTIP_REF1 0x00000029 | |
1741 #define RT_NTSCM_CLAMP_REF 0x0000003B | |
1742 #define RT_NTSCM_PEAKWHITE 0x000000FF | |
1743 #define RT_NTSCM_VBI_PEAKWHITE 0x000000C2 | |
1744 | |
1745 #define RT_NTSCM_WPA_THRESHOLD 0x00000406 | |
1746 #define RT_NTSCM_WPA_TRIGGER_LO 0x000000B3 | |
1747 | |
1748 #define RT_NTSCM_WPA_TRIGGER_HIGH 0x0000021B | |
1749 | |
1750 #define RT_NTSCM_LP_LOCKOUT_START 0x00000206 | |
1751 #define RT_NTSCM_LP_LOCKOUT_END 0x00000021 | |
1752 #define RT_NTSCM_CH_DTO_INC 0x00400000 | |
1753 #define RT_NTSCM_CH_PLL_SGAIN 0x00000001 | |
1754 #define RT_NTSCM_CH_PLL_FGAIN 0x00000002 | |
1755 | |
1756 #define RT_NTSCM_CR_BURST_GAIN 0x0000007A | |
1757 #define RT_NTSCM_CB_BURST_GAIN 0x000000AC | |
1758 | |
1759 #define RT_NTSCM_CH_HEIGHT 0x000000CD | |
1760 #define RT_NTSCM_CH_KILL_LEVEL 0x000000C0 | |
1761 #define RT_NTSCM_CH_AGC_ERROR_LIM 0x00000002 | |
1762 #define RT_NTSCM_CH_AGC_FILTER_EN 0x00000000 | |
1763 #define RT_NTSCM_CH_AGC_LOOP_SPEED 0x00000000 | |
1764 | |
1765 #define RT_NTSCM_CRDR_ACTIVE_GAIN 0x0000007A | |
1766 #define RT_NTSCM_CBDB_ACTIVE_GAIN 0x000000AC | |
1767 | |
1768 #define RT_NTSCM_VERT_LOCKOUT_START 0x00000207 | |
1769 #define RT_NTSCM_VERT_LOCKOUT_END 0x0000000E | |
1770 | |
1771 #define RT_NTSCJ_SYNCTIP_REF0 0x00000004 | |
1772 #define RT_NTSCJ_SYNCTIP_REF1 0x00000012 | |
1773 #define RT_NTSCJ_CLAMP_REF 0x0000003B | |
1774 #define RT_NTSCJ_PEAKWHITE 0x000000CB | |
1775 #define RT_NTSCJ_VBI_PEAKWHITE 0x000000C2 | |
1776 #define RT_NTSCJ_WPA_THRESHOLD 0x000004B0 | |
1777 #define RT_NTSCJ_WPA_TRIGGER_LO 0x000000B4 | |
1778 #define RT_NTSCJ_WPA_TRIGGER_HIGH 0x0000021C | |
1779 #define RT_NTSCJ_LP_LOCKOUT_START 0x00000206 | |
1780 #define RT_NTSCJ_LP_LOCKOUT_END 0x00000021 | |
1781 | |
1782 #define RT_NTSCJ_CR_BURST_GAIN 0x00000071 | |
1783 #define RT_NTSCJ_CB_BURST_GAIN 0x0000009F | |
1784 #define RT_NTSCJ_CH_HEIGHT 0x000000CD | |
1785 #define RT_NTSCJ_CH_KILL_LEVEL 0x000000C0 | |
1786 #define RT_NTSCJ_CH_AGC_ERROR_LIM 0x00000002 | |
1787 #define RT_NTSCJ_CH_AGC_FILTER_EN 0x00000000 | |
1788 #define RT_NTSCJ_CH_AGC_LOOP_SPEED 0x00000000 | |
1789 | |
1790 #define RT_NTSCJ_CRDR_ACTIVE_GAIN 0x00000071 | |
1791 #define RT_NTSCJ_CBDB_ACTIVE_GAIN 0x0000009F | |
1792 #define RT_NTSCJ_VERT_LOCKOUT_START 0x00000207 | |
1793 #define RT_NTSCJ_VERT_LOCKOUT_END 0x0000000E | |
1794 | |
1795 #define RT_PAL_SYNCTIP_REF0 0x37 /* instead of 0x00000004 - Ivo */ | |
1796 #define RT_PAL_SYNCTIP_REF1 0x26 /* instead of 0x0000000F - Ivo */ | |
1797 #define RT_PAL_CLAMP_REF 0x0000003B | |
1798 #define RT_PAL_PEAKWHITE 0xFF /* instead of 0x000000C1 - Ivo */ | |
1799 #define RT_PAL_VBI_PEAKWHITE 0xC6 /* instead of 0x000000C7 - Ivo */ | |
1800 #define RT_PAL_WPA_THRESHOLD 0x59C /* instead of 0x000006A4 - Ivo */ | |
1801 | |
1802 #define RT_PAL_WPA_TRIGGER_LO 0x00000096 | |
1803 #define RT_PAL_WPA_TRIGGER_HIGH 0x000001C2 | |
1804 #define RT_PAL_LP_LOCKOUT_START 0x00000263 | |
1805 #define RT_PAL_LP_LOCKOUT_END 0x0000002C | |
1806 | |
1807 #define RT_PAL_CH_DTO_INC 0x00400000 | |
1808 #define RT_PAL_CH_PLL_SGAIN 1 /* instead of 0x00000002 - Ivo */ | |
1809 #define RT_PAL_CH_PLL_FGAIN 2 /* instead of 0x00000001 - Ivo */ | |
1810 #define RT_PAL_CR_BURST_GAIN 0x0000007A | |
1811 #define RT_PAL_CB_BURST_GAIN 0x000000AB | |
1812 #define RT_PAL_CH_HEIGHT 0x0000009C | |
1813 #define RT_PAL_CH_KILL_LEVEL 4 /* instead of 0x00000090 - Ivo */ | |
1814 #define RT_PAL_CH_AGC_ERROR_LIM 1 /* instead of 0x00000002 - Ivo */ | |
1815 #define RT_PAL_CH_AGC_FILTER_EN 1 /* instead of 0x00000000 - Ivo */ | |
1816 #define RT_PAL_CH_AGC_LOOP_SPEED 0x00000000 | |
1817 | |
1818 #define RT_PAL_CRDR_ACTIVE_GAIN 0x9E /* instead of 0x0000007A - Ivo */ | |
1819 #define RT_PAL_CBDB_ACTIVE_GAIN 0xDF /* instead of 0x000000AB - Ivo */ | |
1820 #define RT_PAL_VERT_LOCKOUT_START 0x00000269 | |
1821 #define RT_PAL_VERT_LOCKOUT_END 0x00000012 | |
1822 | |
1823 #define RT_SECAM_SYNCTIP_REF0 0x37 /* instead of 0x00000004 - Ivo */ | |
1824 #define RT_SECAM_SYNCTIP_REF1 0x26 /* instead of 0x0000000F - Ivo */ | |
1825 #define RT_SECAM_CLAMP_REF 0x0000003B | |
1826 #define RT_SECAM_PEAKWHITE 0xFF /* instead of 0x000000C1 - Ivo */ | |
1827 #define RT_SECAM_VBI_PEAKWHITE 0xC6 /* instead of 0x000000C7 - Ivo */ | |
1828 #define RT_SECAM_WPA_THRESHOLD 0x57A /* instead of 0x6A4, instead of 0x0000059C is Ivo's value , -eric*/ | |
1829 | |
1830 #define RT_SECAM_WPA_TRIGGER_LO 0x96 /* instead of 0x0000026B - eric */ | |
1831 #define RT_SECAM_WPA_TRIGGER_HIGH 0x000001C2 | |
1832 #define RT_SECAM_LP_LOCKOUT_START 0x263 /* instead of 0x0000026B - eric */ | |
1833 #define RT_SECAM_LP_LOCKOUT_END 0x2b /* instead of 0x0000002C -eric */ | |
1834 | |
1835 #define RT_SECAM_CH_DTO_INC 0x003E7A28 | |
1836 #define RT_SECAM_CH_PLL_SGAIN 0x4 /* instead of 0x00000006 -Volodya */ | |
1837 #define RT_SECAM_CH_PLL_FGAIN 0x7 /* instead of 0x00000006 -Volodya */ | |
1838 | |
1839 #define RT_SECAM_CR_BURST_GAIN 0x1FF /* instead of 0x00000200 -Volodya */ | |
1840 #define RT_SECAM_CB_BURST_GAIN 0x1FF /* instead of 0x00000200 -Volodya */ | |
1841 #define RT_SECAM_CH_HEIGHT 0x00000066 | |
1842 #define RT_SECAM_CH_KILL_LEVEL 0x00000060 | |
1843 #define RT_SECAM_CH_AGC_ERROR_LIM 0x00000003 | |
1844 #define RT_SECAM_CH_AGC_FILTER_EN 0x00000000 | |
1845 #define RT_SECAM_CH_AGC_LOOP_SPEED 0x00000000 | |
1846 | |
1847 #define RT_SECAM_CRDR_ACTIVE_GAIN 0x11B /* instead of 0x00000200 - eric */ | |
1848 #define RT_SECAM_CBDB_ACTIVE_GAIN 0x15A /* instead of 0x00000200 - eric */ | |
1849 #define RT_SECAM_VERT_LOCKOUT_START 0x00000269 | |
1850 #define RT_SECAM_VERT_LOCKOUT_END 0x00000012 | |
1851 | |
1852 #define RT_PAL_VS_FIELD_BLANK_END 0x2A /* instead of 0x0000002C - Ivo*/ | |
1853 #define RT_NTSCM_VS_FIELD_BLANK_END 0x0000000A | |
1854 | |
1855 #define RT_NTSCM_FIELD_IDLOCATION 0x00000105 | |
1856 #define RT_PAL_FIELD_IDLOCATION 0x00000137 | |
1857 | |
1858 #define RT_NTSCM_H_ACTIVE_START 0x00000070 | |
1859 #define RT_NTSCM_H_ACTIVE_END 0x00000363 | |
1860 | |
1861 #define RT_PAL_H_ACTIVE_START 0x0000009A | |
1862 #define RT_PAL_H_ACTIVE_END 0x00000439 | |
1863 | |
1864 #define RT_NTSCM_V_ACTIVE_START ((22-4)*2+1) | |
1865 #define RT_NTSCM_V_ACTIVE_END ((22+240-4)*2+1) | |
1866 | |
1867 #define RT_PAL_V_ACTIVE_START 0x2E /* instead of 0x00000023 (Same as SECAM) - Ivo */ | |
1868 #define RT_PAL_V_ACTIVE_END 0x269 /* instead of 0x00000262 - Ivo */ | |
1869 | |
1870 /* VBI */ | |
1871 #define RT_NTSCM_H_VBI_WIND_START 0x00000049 | |
1872 #define RT_NTSCM_H_VBI_WIND_END 0x00000366 | |
1873 | |
1874 #define RT_PAL_H_VBI_WIND_START 0x00000084 | |
1875 #define RT_PAL_H_VBI_WIND_END 0x0000041F | |
1876 | |
1877 #define RT_NTSCM_V_VBI_WIND_START fld_V_VBI_WIND_START_def | |
1878 #define RT_NTSCM_V_VBI_WIND_END fld_V_VBI_WIND_END_def | |
1879 | |
1880 #define RT_PAL_V_VBI_WIND_START 0x8 /* instead of 0x0000000B - Ivo */ | |
1881 #define RT_PAL_V_VBI_WIND_END 0x2D /* instead of 0x00000022 - Ivo */ | |
1882 | |
1883 #define RT_VBI_CAPTURE_EN 0x00000001 /* Enable */ | |
1884 #define RT_VBI_CAPTURE_DIS 0x00000000 /* Disable */ | |
1885 #define RT_RAW_CAPTURE 0x00000002 /* Use raw Video Capture. */ | |
1886 | |
1887 #define RT_NTSCM_VSYNC_INT_TRIGGER 0x2AA | |
1888 #define RT_PALSEM_VSYNC_INT_TRIGGER 0x353 | |
1889 | |
1890 #define RT_NTSCM_VSYNC_INT_HOLD 0x17 | |
1891 #define RT_PALSEM_VSYNC_INT_HOLD 0x1C | |
1892 | |
1893 #define RT_NTSCM_VS_FIELD_BLANK_START 0x206 | |
1894 #define RT_PALSEM_VS_FIELD_BLANK_START 0x26D /* instead of 0x26C - Ivo */ | |
1895 | |
1896 #define RT_FIELD_FLIP_EN 0x4 | |
1897 #define RT_V_FIELD_FLIP_INVERTED 0x2000 | |
1898 | |
1899 #define RT_NTSCM_H_IN_START 0x70 | |
1900 #define RT_PAL_H_IN_START 154 /* instead of 144 - Ivo */ | |
1901 #define RT_SECAM_H_IN_START 0x91 /* instead of 0x9A, Ivo value is 154, instead of 144 - Volodya, - eric */ | |
1902 #define RT_NTSC_H_ACTIVE_SIZE 744 | |
1903 #define RT_PAL_H_ACTIVE_SIZE 928 /* instead of 927 - Ivo */ | |
1904 #define RT_SECAM_H_ACTIVE_SIZE 932 /* instead of 928, instead of 927 - Ivo, - eric */ | |
1905 #define RT_NTSCM_V_IN_START (0x23) | |
1906 #define RT_PAL_V_IN_START 44 /* instead of (45-6) - Ivo */ | |
1907 #define RT_SECAM_V_IN_START 0x2C /* instead of (45-6) - Volodya */ | |
1908 #define RT_NTSCM_V_ACTIVE_SIZE 480 | |
1909 #define RT_PAL_V_ACTIVE_SIZE 572 /* instead of 575 - Ivo */ | |
1910 #define RT_SECAM_V_ACTIVE_SIZE 570 /* instead of 572, instead of 575 - Ivo, - eric */ | |
1911 | |
1912 #define RT_NTSCM_WIN_CLOSE_LIMIT 0x4D | |
1913 #define RT_NTSCJ_WIN_CLOSE_LIMIT 0x4D | |
1914 #define RT_NTSC443_WIN_CLOSE_LIMIT 0x5F | |
1915 #define RT_PALM_WIN_CLOSE_LIMIT 0x4D | |
1916 #define RT_PALN_WIN_CLOSE_LIMIT 0x5F | |
1917 #define RT_SECAM_WIN_CLOSE_LIMIT 0xC7 /* instead of 0x5F - eric */ | |
1918 | |
1919 #define RT_NTSCM_VS_FIELD_BLANK_START 0x206 | |
1920 | |
1921 #define RT_NTSCM_HS_PLL_SGAIN 0x5 | |
1922 #define RT_NTSCM_HS_PLL_FGAIN 0x7 | |
1923 | |
1924 #define RT_NTSCM_H_OUT_WIND_WIDTH 0x2F4 | |
1925 #define RT_NTSCM_V_OUT_WIND_HEIGHT 0xF0 | |
1926 | |
1927 #define TV 0x1 | |
1928 #define LINEIN 0x2 | |
1929 #define MUTE 0x3 | |
1930 | |
1931 #define DEC_COMPOSITE 0 | |
1932 #define DEC_SVIDEO 1 | |
1933 #define DEC_TUNER 2 | |
1934 | |
1935 #define DEC_NTSC 0 | |
1936 #define DEC_PAL 1 | |
1937 #define DEC_SECAM 2 | |
1938 #define DEC_NTSC_J 8 | |
1939 | |
1940 #define DEC_SMOOTH 0 | |
1941 #define DEC_SHARP 1 | |
1942 | |
1943 /* RT Register Field Defaults: */ | |
1944 #define fld_tmpReg1_def 0x00000000 | |
1945 #define fld_tmpReg2_def 0x00000001 | |
1946 #define fld_tmpReg3_def 0x00000002 | |
1947 | |
1948 #define fld_LP_CONTRAST_def 0x0000006e | |
1949 #define fld_LP_BRIGHTNESS_def 0x00003ff0 | |
1950 #define fld_CP_HUE_CNTL_def 0x00000000 | |
1951 #define fld_LUMA_FILTER_def 0x00000001 | |
1952 #define fld_H_SCALE_RATIO_def 0x00010000 | |
1953 #define fld_H_SHARPNESS_def 0x00000000 | |
1954 | |
1955 #define fld_V_SCALE_RATIO_def 0x00000800 | |
1956 #define fld_V_DEINTERLACE_ON_def 0x00000001 | |
1957 #define fld_V_BYPSS_def 0x00000000 | |
1958 #define fld_V_DITHER_ON_def 0x00000001 | |
1959 #define fld_EVENF_OFFSET_def 0x00000000 | |
1960 #define fld_ODDF_OFFSET_def 0x00000000 | |
1961 | |
1962 #define fld_INTERLACE_DETECTED_def 0x00000000 | |
1963 | |
1964 #define fld_VS_LINE_COUNT_def 0x00000000 | |
1965 #define fld_VS_DETECTED_LINES_def 0x00000000 | |
1966 #define fld_VS_ITU656_VB_def 0x00000000 | |
1967 | |
1968 #define fld_VBI_CC_DATA_def 0x00000000 | |
1969 #define fld_VBI_CC_WT_def 0x00000000 | |
1970 #define fld_VBI_CC_WT_ACK_def 0x00000000 | |
1971 #define fld_VBI_CC_HOLD_def 0x00000000 | |
1972 #define fld_VBI_DECODE_EN_def 0x00000000 | |
1973 | |
1974 #define fld_VBI_CC_DTO_P_def 0x00001802 | |
1975 #define fld_VBI_20BIT_DTO_P_def 0x0000155c | |
1976 | |
1977 #define fld_VBI_CC_LEVEL_def 0x0000003f | |
1978 #define fld_VBI_20BIT_LEVEL_def 0x00000059 | |
1979 #define fld_VBI_CLK_RUNIN_GAIN_def 0x0000010f | |
1980 | |
1981 #define fld_H_VBI_WIND_START_def 0x00000041 | |
1982 #define fld_H_VBI_WIND_END_def 0x00000366 | |
1983 | |
1984 #define fld_V_VBI_WIND_START_def 0x0D | |
1985 #define fld_V_VBI_WIND_END_def 0x24 | |
1986 | |
1987 #define fld_VBI_20BIT_DATA0_def 0x00000000 | |
1988 #define fld_VBI_20BIT_DATA1_def 0x00000000 | |
1989 #define fld_VBI_20BIT_WT_def 0x00000000 | |
1990 #define fld_VBI_20BIT_WT_ACK_def 0x00000000 | |
1991 #define fld_VBI_20BIT_HOLD_def 0x00000000 | |
1992 | |
1993 #define fld_VBI_CAPTURE_ENABLE_def 0x00000000 | |
1994 | |
1995 #define fld_VBI_EDS_DATA_def 0x00000000 | |
1996 #define fld_VBI_EDS_WT_def 0x00000000 | |
1997 #define fld_VBI_EDS_WT_ACK_def 0x00000000 | |
1998 #define fld_VBI_EDS_HOLD_def 0x00000000 | |
1999 | |
2000 #define fld_VBI_SCALING_RATIO_def 0x00010000 | |
2001 #define fld_VBI_ALIGNER_ENABLE_def 0x00000000 | |
2002 | |
2003 #define fld_H_ACTIVE_START_def 0x00000070 | |
2004 #define fld_H_ACTIVE_END_def 0x000002f0 | |
2005 | |
2006 #define fld_V_ACTIVE_START_def ((22-4)*2+1) | |
2007 #define fld_V_ACTIVE_END_def ((22+240-4)*2+2) | |
2008 | |
2009 #define fld_CH_HEIGHT_def 0x000000CD | |
2010 #define fld_CH_KILL_LEVEL_def 0x000000C0 | |
2011 #define fld_CH_AGC_ERROR_LIM_def 0x00000002 | |
2012 #define fld_CH_AGC_FILTER_EN_def 0x00000000 | |
2013 #define fld_CH_AGC_LOOP_SPEED_def 0x00000000 | |
2014 | |
2015 #define fld_HUE_ADJ_def 0x00000000 | |
2016 | |
2017 #define fld_STANDARD_SEL_def 0x00000000 | |
2018 #define fld_STANDARD_YC_def 0x00000000 | |
2019 | |
2020 #define fld_ADC_PDWN_def 0x00000001 | |
2021 #define fld_INPUT_SELECT_def 0x00000000 | |
2022 | |
2023 #define fld_ADC_PREFLO_def 0x00000003 | |
2024 #define fld_H_SYNC_PULSE_WIDTH_def 0x00000000 | |
2025 #define fld_HS_GENLOCKED_def 0x00000000 | |
2026 #define fld_HS_SYNC_IN_WIN_def 0x00000000 | |
2027 | |
2028 #define fld_VIN_ASYNC_RST_def 0x00000001 | |
2029 #define fld_DVS_ASYNC_RST_def 0x00000001 | |
2030 | |
2031 /* Vendor IDs: */ | |
2032 #define fld_VIP_VENDOR_ID_def 0x00001002 | |
2033 #define fld_VIP_DEVICE_ID_def 0x00004d54 | |
2034 #define fld_VIP_REVISION_ID_def 0x00000001 | |
2035 | |
2036 /* AGC Delay Register */ | |
2037 #define fld_BLACK_INT_START_def 0x00000031 | |
2038 #define fld_BLACK_INT_LENGTH_def 0x0000000f | |
2039 | |
2040 #define fld_UV_INT_START_def 0x0000003b | |
2041 #define fld_U_INT_LENGTH_def 0x0000000f | |
2042 #define fld_V_INT_LENGTH_def 0x0000000f | |
2043 #define fld_CRDR_ACTIVE_GAIN_def 0x0000007a | |
2044 #define fld_CBDB_ACTIVE_GAIN_def 0x000000ac | |
2045 | |
2046 #define fld_DVS_DIRECTION_def 0x00000000 | |
2047 #define fld_DVS_VBI_CARD8_SWAP_def 0x00000000 | |
2048 #define fld_DVS_CLK_SELECT_def 0x00000000 | |
2049 #define fld_CONTINUOUS_STREAM_def 0x00000000 | |
2050 #define fld_DVSOUT_CLK_DRV_def 0x00000001 | |
2051 #define fld_DVSOUT_DATA_DRV_def 0x00000001 | |
2052 | |
2053 #define fld_COMB_CNTL0_def 0x09438090 | |
2054 #define fld_COMB_CNTL1_def 0x00000010 | |
2055 | |
2056 #define fld_COMB_CNTL2_def 0x16161010 | |
2057 #define fld_COMB_LENGTH_def 0x0718038A | |
2058 | |
2059 #define fld_SYNCTIP_REF0_def 0x00000037 | |
2060 #define fld_SYNCTIP_REF1_def 0x00000029 | |
2061 #define fld_CLAMP_REF_def 0x0000003B | |
2062 #define fld_AGC_PEAKWHITE_def 0x000000FF | |
2063 #define fld_VBI_PEAKWHITE_def 0x000000D2 | |
2064 | |
2065 #define fld_WPA_THRESHOLD_def 0x000003B0 | |
2066 | |
2067 #define fld_WPA_TRIGGER_LO_def 0x000000B4 | |
2068 #define fld_WPA_TRIGGER_HIGH_def 0x0000021C | |
2069 | |
2070 #define fld_LOCKOUT_START_def 0x00000206 | |
2071 #define fld_LOCKOUT_END_def 0x00000021 | |
2072 | |
2073 #define fld_CH_DTO_INC_def 0x00400000 | |
2074 #define fld_PLL_SGAIN_def 0x00000001 | |
2075 #define fld_PLL_FGAIN_def 0x00000002 | |
2076 | |
2077 #define fld_CR_BURST_GAIN_def 0x0000007a | |
2078 #define fld_CB_BURST_GAIN_def 0x000000ac | |
2079 | |
2080 #define fld_VERT_LOCKOUT_START_def 0x00000207 | |
2081 #define fld_VERT_LOCKOUT_END_def 0x0000000E | |
2082 | |
2083 #define fld_H_IN_WIND_START_def 0x00000070 | |
2084 #define fld_V_IN_WIND_START_def 0x00000027 | |
2085 | |
2086 #define fld_H_OUT_WIND_WIDTH_def 0x000002f4 | |
2087 | |
2088 #define fld_V_OUT_WIND_WIDTH_def 0x000000f0 | |
2089 | |
2090 #define fld_HS_LINE_TOTAL_def 0x0000038E | |
2091 | |
2092 #define fld_MIN_PULSE_WIDTH_def 0x0000002F | |
2093 #define fld_MAX_PULSE_WIDTH_def 0x00000046 | |
2094 | |
2095 #define fld_WIN_CLOSE_LIMIT_def 0x0000004D | |
2096 #define fld_WIN_OPEN_LIMIT_def 0x000001B7 | |
2097 | |
2098 #define fld_VSYNC_INT_TRIGGER_def 0x000002AA | |
2099 | |
2100 #define fld_VSYNC_INT_HOLD_def 0x0000001D | |
2101 | |
2102 #define fld_VIN_M0_def 0x00000039 | |
2103 #define fld_VIN_N0_def 0x0000014c | |
2104 #define fld_MNFLIP_EN_def 0x00000000 | |
2105 #define fld_VIN_P_def 0x00000006 | |
2106 #define fld_REG_CLK_SEL_def 0x00000000 | |
2107 | |
2108 #define fld_VIN_M1_def 0x00000000 | |
2109 #define fld_VIN_N1_def 0x00000000 | |
2110 #define fld_VIN_DRIVER_SEL_def 0x00000000 | |
2111 #define fld_VIN_MNFLIP_REQ_def 0x00000000 | |
2112 #define fld_VIN_MNFLIP_DONE_def 0x00000000 | |
2113 #define fld_TV_LOCK_TO_VIN_def 0x00000000 | |
2114 #define fld_TV_P_FOR_WINCLK_def 0x00000004 | |
2115 | |
2116 #define fld_VINRST_def 0x00000001 | |
2117 #define fld_VIN_CLK_SEL_def 0x00000000 | |
2118 | |
2119 #define fld_VS_FIELD_BLANK_START_def 0x00000206 | |
2120 | |
2121 #define fld_VS_FIELD_BLANK_END_def 0x0000000A | |
2122 | |
2123 /*#define fld_VS_FIELD_IDLOCATION_def 0x00000105 */ | |
2124 #define fld_VS_FIELD_IDLOCATION_def 0x00000001 | |
2125 #define fld_VS_FRAME_TOTAL_def 0x00000217 | |
2126 | |
2127 #define fld_SYNC_TIP_START_def 0x00000372 | |
2128 #define fld_SYNC_TIP_LENGTH_def 0x0000000F | |
2129 | |
2130 #define fld_GAIN_FORCE_DATA_def 0x00000000 | |
2131 #define fld_GAIN_FORCE_EN_def 0x00000000 | |
2132 #define fld_I_CLAMP_SEL_def 0x00000003 | |
2133 #define fld_I_AGC_SEL_def 0x00000001 | |
2134 #define fld_EXT_CLAMP_CAP_def 0x00000001 | |
2135 #define fld_EXT_AGC_CAP_def 0x00000001 | |
2136 #define fld_DECI_DITHER_EN_def 0x00000001 | |
2137 #define fld_ADC_PREFHI_def 0x00000000 | |
2138 #define fld_ADC_CH_GAIN_SEL_def 0x00000001 | |
2139 | |
2140 #define fld_HS_PLL_SGAIN_def 0x00000003 | |
2141 | |
2142 #define fld_NREn_def 0x00000000 | |
2143 #define fld_NRGainCntl_def 0x00000000 | |
2144 #define fld_NRBWTresh_def 0x00000000 | |
2145 #define fld_NRGCTresh_def 0x00000000 | |
2146 #define fld_NRCoefDespeclMode_def 0x00000000 | |
2147 | |
2148 #define fld_GPIO_5_OE_def 0x00000000 | |
2149 #define fld_GPIO_6_OE_def 0x00000000 | |
2150 | |
2151 #define fld_GPIO_5_OUT_def 0x00000000 | |
2152 #define fld_GPIO_6_OUT_def 0x00000000 | |
2153 | |
2154 /* End of field default values. */ | |
2155 | |
2156 #endif /* RADEON_H */ |