Mercurial > mplayer.hg
comparison drivers/radeon/radeon.h @ 1914:838bfa146fa3
Merge with Ani Joshi's radeonfb-0.1.0
author | nick |
---|---|
date | Tue, 18 Sep 2001 16:26:11 +0000 |
parents | 717f46012fce |
children | 31fdf7bb1a8e |
comparison
equal
deleted
inserted
replaced
1913:717f46012fce | 1914:838bfa146fa3 |
---|---|
486 #define MEM_ARBITER_STATUS_BUSY 0x00400000 | 486 #define MEM_ARBITER_STATUS_BUSY 0x00400000 |
487 #define MEM_REQ_UNLOCK 0x00000000 | 487 #define MEM_REQ_UNLOCK 0x00000000 |
488 #define MEM_REQ_LOCK 0x00800000 | 488 #define MEM_REQ_LOCK 0x00800000 |
489 | 489 |
490 | 490 |
491 /* SURFACE_CNTL bit constants */ | |
492 #define SURF_TRANSLATION_DIS (1 << 8) | |
493 #define NONSURF_AP0_SWP_16BPP (1 << 20) | |
494 #define NONSURF_AP0_SWP_32BPP (2 << 20) | |
495 | |
496 | |
491 /* RBBM_SOFT_RESET bit constants */ | 497 /* RBBM_SOFT_RESET bit constants */ |
492 #define SOFT_RESET_CP (1 << 0) | 498 #define SOFT_RESET_CP (1 << 0) |
493 #define SOFT_RESET_HI (1 << 1) | 499 #define SOFT_RESET_HI (1 << 1) |
494 #define SOFT_RESET_SE (1 << 2) | 500 #define SOFT_RESET_SE (1 << 2) |
495 #define SOFT_RESET_RE (1 << 3) | 501 #define SOFT_RESET_RE (1 << 3) |
628 #define GMC_WRITE_MASK_LEAVE 0x00000000 | 634 #define GMC_WRITE_MASK_LEAVE 0x00000000 |
629 #define GMC_WRITE_MASK_SET 0x40000000 | 635 #define GMC_WRITE_MASK_SET 0x40000000 |
630 #define GMC_CLR_CMP_CNTL_DIS (1 << 28) | 636 #define GMC_CLR_CMP_CNTL_DIS (1 << 28) |
631 #define GMC_SRC_DATATYPE_COLOR (3 << 12) | 637 #define GMC_SRC_DATATYPE_COLOR (3 << 12) |
632 #define ROP3_S 0x00cc0000 | 638 #define ROP3_S 0x00cc0000 |
639 #define ROP3_SRCCOPY 0x00cc0000 | |
633 #define ROP3_P 0x00f00000 | 640 #define ROP3_P 0x00f00000 |
641 #define ROP3_PATCOPY 0x00f00000 | |
634 #define DP_SRC_SOURCE_MASK (7 << 24) | 642 #define DP_SRC_SOURCE_MASK (7 << 24) |
635 #define GMC_BRUSH_NONE (15 << 4) | 643 #define GMC_BRUSH_NONE (15 << 4) |
636 #define DP_SRC_SOURCE_MEMORY (2 << 24) | 644 #define DP_SRC_SOURCE_MEMORY (2 << 24) |
637 #define GMC_BRUSH_SOLIDCOLOR 0x000000d0 | 645 #define GMC_BRUSH_SOLIDCOLOR 0x000000d0 |
638 | 646 |
639 /* DP_MIX bit constants */ | 647 /* DP_MIX bit constants */ |
640 #define DP_SRC_RECT 0x00000200 | 648 #define DP_SRC_RECT 0x00000200 |
641 #define DP_SRC_HOST 0x00000300 | 649 #define DP_SRC_HOST 0x00000300 |
642 #define DP_SRC_HOST_BYTEALIGN 0x00000400 | 650 #define DP_SRC_HOST_BYTEALIGN 0x00000400 |
643 | 651 |
644 #define ROP3_PATCOPY 0x00f00000 | |
645 | 652 |
646 /* masks */ | 653 /* masks */ |
647 | 654 |
648 #define CONFIG_MEMSIZE_MASK 0x1f000000 | 655 #define CONFIG_MEMSIZE_MASK 0x1f000000 |
649 #define MEM_CFG_TYPE 0x40000000 | 656 #define MEM_CFG_TYPE 0x40000000 |