comparison doc/blist-signals.dox @ 25556:238da7971abe

- correct reversed logic for setting idle time.
author Yoshiki Yazawa <yaz@honeyplanet.jp>
date Sat, 01 Sep 2007 15:14:19 +0000
parents 8cf53d7a0887
children e0613cf8c493
comparison
equal deleted inserted replaced
25555:af320e03fa63 25556:238da7971abe