Mercurial > pt1.oyama
annotate driver/pt1_tuner_data.c @ 179:ac23a9b417a2
Support Linux kernel version >= 3.8
Add ld opt -lm
author | Naoya OYAMA <naoya.oyama@gmail.com> |
---|---|
date | Fri, 03 May 2013 11:00:11 +0900 |
parents | 6fab243c91ab |
children |
rev | line source |
---|---|
0 | 1 |
2 #include <linux/module.h> | |
3 #include <linux/kernel.h> | |
4 #include <linux/errno.h> | |
5 #include <linux/pci.h> | |
6 #include <linux/init.h> | |
7 #include <linux/interrupt.h> | |
8 | |
9 #include <asm/io.h> | |
10 #include <asm/irq.h> | |
11 #include <asm/uaccess.h> | |
12 | |
13 #include "pt1_com.h" | |
14 #include "pt1_pci.h" | |
15 #include "pt1_i2c.h" | |
16 #include "pt1_tuner.h" | |
17 #include "pt1_tuner_data.h" | |
18 | |
19 /***************************************************************************/ | |
20 /* 省電力テーブル */ | |
21 /***************************************************************************/ | |
22 /* | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
23 ISDB-S省電力 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
24 送信:7Bit Address Mode(1b):17:01 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
25 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
26 ISDB-S省電力OFF |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
27 送信:7Bit Address Mode(1b):fe:c0:e4:fe:c0:f4:d6 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
28 送信:7Bit Address Mode(1b):17:00 |
0 | 29 */ |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
30 WBLOCK isdb_s_sleep = { |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
31 0, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
32 2, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
33 {0x17, 0x01} |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
34 }; |
0 | 35 WBLOCK isdb_s_wake = { |
36 0, | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
37 7, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
38 {0xFE, 0xC0, 0xE4, 0xFE, 0xC0, 0xF4, 0xD6} |
0 | 39 }; |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
40 WBLOCK isdb_s_wake2 = { |
0 | 41 0, |
42 2, | |
43 {0x17, 0x00} | |
44 }; | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
45 |
0 | 46 /* |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
47 ISDB-T省電力 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
48 送信:7Bit Address Mode(1a):03:90 |
0 | 49 |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
50 ISDB-T省電力OFF |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
51 送信:7Bit Address Mode(1a):fe:c2:0e:7f:c1:84:80 |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
52 送信:7Bit Address Mode(1a):03:80 |
0 | 53 */ |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
54 WBLOCK isdb_t_sleep = { |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
55 0, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
56 2, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
57 {0x03, 0x90} |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
58 }; |
0 | 59 WBLOCK isdb_t_wake = { |
60 0, | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
61 7, |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
62 {0xFE, 0xC2, 0x0E, 0x7F, 0xC1, 0x84, 0x80} |
0 | 63 }; |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
64 WBLOCK isdb_t_wake2 = { |
0 | 65 0, |
66 2, | |
67 {0x03, 0x80} | |
68 }; | |
69 | |
70 /***************************************************************************/ | |
71 /* 初期化データ定義(共通) */ | |
72 /***************************************************************************/ | |
73 WBLOCK com_initdata = { | |
74 0, | |
75 2, | |
76 {0x01, 0x80} | |
77 }; | |
78 | |
79 /***************************************************************************/ | |
80 /* 初期化データ定義(ISDB-S) */ | |
81 /***************************************************************************/ | |
82 // ISDB-S初期化値1 | |
83 WBLOCK isdb_s_init1 ={ | |
84 0, | |
85 1, | |
79 | 86 {0x0f} |
0 | 87 }; |
88 // ISDB-S初期化値2 | |
89 WBLOCK isdb_s_init2 ={ | |
90 0, | |
91 2, | |
92 {0x04, 0x02} | |
93 }; | |
94 // ISDB-S初期化値3 | |
95 WBLOCK isdb_s_init3 ={ | |
96 0, | |
97 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
98 {0x0D, 0x55} //pt1 only |
0 | 99 }; |
100 // ISDB-S初期化値4 | |
101 WBLOCK isdb_s_init4 ={ | |
102 0, | |
103 2, | |
104 {0x11, 0x40} | |
105 }; | |
106 // ISDB-S初期化値5 | |
107 WBLOCK isdb_s_init5 ={ | |
108 0, | |
109 2, | |
110 {0x13, 0x80} | |
111 }; | |
112 // ISDB-S初期化値6 | |
113 WBLOCK isdb_s_init6 ={ | |
114 0, | |
115 2, | |
116 {0x17, 0x01} | |
117 }; | |
118 // ISDB-S初期化値7 | |
119 WBLOCK isdb_s_init7 ={ | |
120 0, | |
121 2, | |
122 {0x1C, 0x0A} | |
123 }; | |
124 // ISDB-S初期化値8 | |
125 WBLOCK isdb_s_init8 ={ | |
126 0, | |
127 2, | |
128 {0x1D, 0xAA} | |
129 }; | |
130 // ISDB-S初期化値9 | |
131 WBLOCK isdb_s_init9 ={ | |
132 0, | |
133 2, | |
134 {0x1E, 0x20} | |
135 }; | |
136 // ISDB-S初期化値10 | |
137 WBLOCK isdb_s_init10 ={ | |
138 0, | |
139 2, | |
140 {0x1F, 0x88} | |
141 }; | |
142 // ISDB-S初期化値11 | |
143 WBLOCK isdb_s_init11 ={ | |
144 0, | |
145 2, | |
146 {0x51, 0xB0} | |
147 }; | |
148 // ISDB-S初期化値12 | |
149 WBLOCK isdb_s_init12 ={ | |
150 0, | |
151 2, | |
152 {0x52, 0x89} | |
153 }; | |
154 // ISDB-S初期化値13 | |
155 WBLOCK isdb_s_init13 ={ | |
156 0, | |
157 2, | |
158 {0x53, 0xB3} | |
159 }; | |
160 // ISDB-S初期化値14 | |
161 WBLOCK isdb_s_init14 ={ | |
162 0, | |
163 2, | |
164 {0x5A, 0x2D} | |
165 }; | |
166 // ISDB-S初期化値15 | |
167 WBLOCK isdb_s_init15 ={ | |
168 0, | |
169 2, | |
170 {0x5B, 0xD3} | |
171 }; | |
172 // ISDB-S初期化値16 | |
173 WBLOCK isdb_s_init16 ={ | |
174 0, | |
175 2, | |
176 {0x85, 0x69} | |
177 }; | |
178 // ISDB-S初期化値17 | |
179 WBLOCK isdb_s_init17 ={ | |
180 0, | |
181 2, | |
182 {0x87, 0x04} | |
183 }; | |
184 // ISDB-S初期化値18 | |
185 WBLOCK isdb_s_init18 ={ | |
186 0, | |
187 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
188 {0x8E, 0x26} |
0 | 189 }; |
190 // ISDB-S初期化値19 | |
191 WBLOCK isdb_s_init19 ={ | |
192 0, | |
193 2, | |
194 {0xA3, 0xF7} | |
195 }; | |
196 // ISDB-S初期化値20 | |
197 WBLOCK isdb_s_init20 ={ | |
198 0, | |
199 2, | |
200 {0xA5, 0xC0} | |
201 }; | |
202 // ISDB-S初期化値21 | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
203 WBLOCK isdb_s_init21 ={ |
0 | 204 0, |
205 4, | |
206 {0xFE, 0xC0, 0xF0, 0x04} | |
207 }; | |
208 /***************************************************************************/ | |
209 /* 初期化データ定義(ISDB-T) */ | |
210 /***************************************************************************/ | |
211 // ISDB-T初期化値1 | |
212 WBLOCK isdb_t_init1 ={ | |
213 0, | |
214 2, | |
215 {0x03, 0x90} | |
216 }; | |
217 // ISDB-T初期化値2 | |
218 WBLOCK isdb_t_init2 ={ | |
219 0, | |
220 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
221 {0x14, 0x8F} //pt1 only |
0 | 222 }; |
223 // ISDB-T初期化値3 | |
224 WBLOCK isdb_t_init3 ={ | |
225 0, | |
226 2, | |
227 {0x1C, 0x2A} | |
228 }; | |
229 // ISDB-T初期化値4 | |
230 WBLOCK isdb_t_init4 ={ | |
231 0, | |
232 2, | |
233 {0x1D, 0xA8} | |
234 }; | |
235 // ISDB-T初期化値5 | |
236 WBLOCK isdb_t_init5 ={ | |
237 0, | |
238 2, | |
239 {0x1E, 0xA2} | |
240 }; | |
241 // ISDB-T初期化値6 | |
242 WBLOCK isdb_t_init6 ={ | |
243 0, | |
244 2, | |
245 {0x22, 0x83} | |
246 }; | |
247 // ISDB-T初期化値7 | |
248 WBLOCK isdb_t_init7 ={ | |
249 0, | |
250 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
251 {0x31, 0x0D} //pt1 |
0 | 252 }; |
253 // ISDB-T初期化値8 | |
254 WBLOCK isdb_t_init8 ={ | |
255 0, | |
256 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
257 {0x32, 0xE0} //pt1 |
0 | 258 }; |
259 // ISDB-T初期化値9 | |
260 WBLOCK isdb_t_init9 ={ | |
261 0, | |
262 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
263 {0x39, 0xD3} //pt1 |
0 | 264 }; |
265 // ISDB-T初期化値10 | |
266 WBLOCK isdb_t_init10 ={ | |
267 0, | |
268 2, | |
269 {0x3A, 0x00} | |
270 }; | |
271 // ISDB-T初期化値11 | |
272 WBLOCK isdb_t_init11 ={ | |
273 0, | |
274 2, | |
275 {0x5C, 0x40} | |
276 }; | |
277 // ISDB-T初期化値12 | |
278 WBLOCK isdb_t_init12 ={ | |
279 0, | |
280 2, | |
281 {0x5F, 0x80} | |
282 }; | |
283 // ISDB-T初期化値13 | |
284 WBLOCK isdb_t_init13 ={ | |
285 0, | |
286 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
287 {0x75, 0x0a} |
0 | 288 }; |
289 // ISDB-T初期化値14 | |
290 WBLOCK isdb_t_init14 ={ | |
291 0, | |
292 2, | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
293 {0x76, 0x4c} |
0 | 294 }; |
295 // ISDB-T初期化値15 | |
296 WBLOCK isdb_t_init15 ={ | |
297 0, | |
298 2, | |
299 {0x77, 0x03} | |
300 }; | |
301 // ISDB-T初期化値16 | |
302 WBLOCK isdb_t_init16 ={ | |
303 0, | |
304 2, | |
305 {0xEF, 0x01} | |
306 }; | |
307 // ISDB-T初期化値17 | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
308 WBLOCK isdb_t_init17 ={ |
0 | 309 0, |
310 7, | |
311 {0xFE, 0xC2, 0x01, 0x8F, 0xC1, 0x80, 0x80} | |
312 }; | |
313 /***************************************************************************/ | |
314 /* 初期化データブロック定義(ISDB-S) */ | |
315 /***************************************************************************/ | |
77 | 316 WBLOCK *isdb_s_initial_pt1[PT1_MAX_ISDB_S_INIT] = |
0 | 317 { |
318 &isdb_s_init2, &isdb_s_init3, &isdb_s_init4, &isdb_s_init5, | |
319 &isdb_s_init6, &isdb_s_init7, &isdb_s_init8, &isdb_s_init9, | |
320 &isdb_s_init10, &isdb_s_init11, &isdb_s_init12, &isdb_s_init13, | |
321 &isdb_s_init14, &isdb_s_init15, &isdb_s_init16, &isdb_s_init17, | |
322 &isdb_s_init18, &isdb_s_init19, &isdb_s_init20 | |
323 }; | |
77 | 324 WBLOCK *isdb_s_initial_pt2[PT2_MAX_ISDB_S_INIT] = |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
325 { |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
326 &isdb_s_init2, &isdb_s_init4, &isdb_s_init5, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
327 &isdb_s_init6, &isdb_s_init7, &isdb_s_init8, &isdb_s_init9, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
328 &isdb_s_init10, &isdb_s_init11, &isdb_s_init12, &isdb_s_init13, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
329 &isdb_s_init14, &isdb_s_init15, &isdb_s_init16, &isdb_s_init17, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
330 &isdb_s_init18, &isdb_s_init19, &isdb_s_init20 |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
331 }; |
0 | 332 /***************************************************************************/ |
333 /* 初期化データブロック定義(ISDB-T) */ | |
334 /***************************************************************************/ | |
77 | 335 WBLOCK *isdb_t_initial_pt1[PT1_MAX_ISDB_T_INIT] = |
0 | 336 { |
337 &isdb_t_init1, &isdb_t_init2, &isdb_t_init3, &isdb_t_init4, | |
338 &isdb_t_init5, &isdb_t_init6, &isdb_t_init7, &isdb_t_init8, | |
339 &isdb_t_init9, &isdb_t_init10, &isdb_t_init11, &isdb_t_init12, | |
340 &isdb_t_init13, &isdb_t_init14, &isdb_t_init15, &isdb_t_init16 | |
341 }; | |
77 | 342 WBLOCK *isdb_t_initial_pt2[PT2_MAX_ISDB_T_INIT] = |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
343 { |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
344 &isdb_t_init1, &isdb_t_init3, &isdb_t_init4, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
345 &isdb_t_init5, &isdb_t_init6, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
346 &isdb_t_init10, &isdb_t_init11, &isdb_t_init12, |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
347 &isdb_t_init13, &isdb_t_init14, &isdb_t_init15, &isdb_t_init16 |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
36
diff
changeset
|
348 }; |
0 | 349 /***************************************************************************/ |
350 /* 地上デジタル用データ */ | |
351 /***************************************************************************/ | |
352 /***************************************************************************/ | |
353 /* 周波数設定基本テーブル */ | |
354 /* 0〜1: 固定 */ | |
355 /* 2〜3: 計算結果 */ | |
356 /* 4〜5: 追加計算結果 */ | |
357 /***************************************************************************/ | |
358 | |
359 WBLOCK isdb_t_pll_base = { | |
360 0, | |
361 2, | |
362 {0xFE, 0xC2, 0, 0, 0, 0, 0, 0} | |
363 }; | |
364 /***************************************************************************/ | |
365 /* 地デジ周波数ロックチェック */ | |
366 /***************************************************************************/ | |
367 WBLOCK isdb_t_pll_lock = { | |
368 0, | |
369 2, | |
370 {0xFE, 0xC3} | |
371 }; | |
372 | |
373 WBLOCK isdb_t_check_tune = { | |
374 0, | |
375 2, | |
376 {0x01, 0x40} | |
377 }; | |
378 | |
379 WBLOCK isdb_t_tune_read = { | |
380 0, | |
381 1, | |
382 {0x80} | |
383 }; | |
384 WBLOCK isdb_t_tmcc_read_1 = { | |
385 0, | |
386 1, | |
387 {0xB2} | |
388 }; | |
389 WBLOCK isdb_t_tmcc_read_2 = { | |
390 0, | |
391 1, | |
392 {0xB6} | |
393 }; | |
394 /***************************************************************************/ | |
395 /* 地デジ周波数ロックチェック */ | |
396 /***************************************************************************/ | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
397 WBLOCK isdb_t_signal1 = { |
0 | 398 0, |
399 1, | |
400 {0x8C} | |
401 }; | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
402 WBLOCK isdb_t_signal2 = { |
0 | 403 0, |
404 1, | |
405 {0x8D} | |
406 }; | |
407 WBLOCK isdb_t_agc2 = { | |
408 0, | |
409 1, | |
410 {0x82} | |
411 }; | |
412 WBLOCK isdb_t_lockedt1 = { | |
413 0, | |
414 1, | |
415 {0x96} | |
416 }; | |
417 WBLOCK isdb_t_lockedt2 = { | |
418 0, | |
419 1, | |
420 {0xB0} | |
421 }; | |
422 WBLOCK isdb_t_get_clock = { | |
423 0, | |
424 1, | |
425 {0x86} | |
426 }; | |
427 WBLOCK isdb_t_get_carrir = { | |
428 0, | |
429 1, | |
430 {0x84} | |
431 }; | |
432 | |
433 /***************************************************************************/ | |
434 /* 地デジ用データ */ | |
435 /***************************************************************************/ | |
436 | |
437 /***************************************************************************/ | |
438 /* BS用データ */ | |
439 /***************************************************************************/ | |
440 /***************************************************************************/ | |
441 /* BS周波数ロックチェック */ | |
442 /***************************************************************************/ | |
443 WBLOCK bs_pll_lock = { | |
444 0, | |
445 2, | |
446 {0xFE, 0xC1} | |
447 }; | |
448 /***************************************************************************/ | |
449 /* TMCC取得 */ | |
450 /***************************************************************************/ | |
451 WBLOCK bs_tmcc_get_1 = { | |
452 0, | |
453 2, | |
454 {0x03, 0x01} | |
455 }; | |
456 WBLOCK bs_tmcc_get_2 = { | |
457 0, | |
458 1, | |
459 {0xC3} | |
460 }; | |
461 /***************************************************************************/ | |
462 /* TMCC取得 */ | |
463 /***************************************************************************/ | |
464 WBLOCK bs_get_slot_ts_id_1 = { | |
465 0, | |
466 1, | |
467 {0xCE} | |
468 }; | |
469 WBLOCK bs_get_slot_ts_id_2 = { | |
470 0, | |
471 1, | |
472 {0xD2} | |
473 }; | |
474 WBLOCK bs_get_slot_ts_id_3 = { | |
475 0, | |
476 1, | |
477 {0xD6} | |
478 }; | |
479 WBLOCK bs_get_slot_ts_id_4 = { | |
480 0, | |
481 1, | |
482 {0xDA} | |
483 }; | |
484 /***************************************************************************/ | |
485 /* TS-IDロック */ | |
486 /***************************************************************************/ | |
487 WBLOCK bs_set_ts_lock = { | |
488 0, | |
489 3, | |
490 {0x8F, 0x00, 0x00} | |
491 }; | |
492 /***************************************************************************/ | |
493 /* TS-ID取得 */ | |
494 /***************************************************************************/ | |
495 WBLOCK bs_get_ts_lock = { | |
496 0, | |
497 1, | |
498 {0xE6} | |
499 }; | |
500 /***************************************************************************/ | |
501 /* スロット取得 */ | |
502 /***************************************************************************/ | |
503 WBLOCK bs_get_slot = { | |
504 0, | |
505 1, | |
506 {0xE8} | |
507 }; | |
508 /***************************************************************************/ | |
509 /* CN/AGC/MAXAGC取得 */ | |
510 /***************************************************************************/ | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
511 WBLOCK bs_get_signal1 = { |
0 | 512 0, |
513 1, | |
514 {0xBC} | |
515 }; | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
516 WBLOCK bs_get_signal2 = { |
0 | 517 0, |
518 1, | |
519 {0xBD} | |
520 }; | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
521 WBLOCK bs_get_agc = { |
0 | 522 0, |
523 1, | |
524 {0xBA} | |
525 }; | |
526 /***************************************************************************/ | |
527 /* クロック周波数誤差取得 */ | |
528 /***************************************************************************/ | |
529 WBLOCK bs_get_clock = { | |
530 0, | |
531 1, | |
532 {0xBE} | |
533 }; | |
534 /***************************************************************************/ | |
535 /* キャリア周波数誤差取得 */ | |
536 /***************************************************************************/ | |
537 WBLOCK bs_get_carrir = { | |
538 0, | |
539 1, | |
540 {0xBB} | |
541 }; | |
542 /***************************************************************************/ | |
543 /* 周波数設定テーブル */ | |
544 /* BSに関してのみ。とりあえずテーブルとしたが、計算で算出出来るなら */ | |
545 /* 計算で算出させる。 */ | |
546 /***************************************************************************/ | |
547 /***************************************************************************/ | |
548 /* BS共通テーブル */ | |
549 /***************************************************************************/ | |
550 WBLOCK bs_com_step2 = { | |
551 0, | |
552 3, | |
553 {0xFE, 0xC0, 0xE4} | |
554 }; | |
555 /***************************************************************************/ | |
556 /* BS-1 */ | |
557 /***************************************************************************/ | |
558 WBLOCK bs_1_step1 = { | |
559 0, | |
560 6, | |
561 {0xFE, 0xC0, 0x48, 0x29, 0xE0, 0xD2} | |
562 }; | |
563 WBLOCK bs_1_step3 = { | |
564 0, | |
565 4, | |
566 {0xFE, 0xC0, 0xF4, 0xD6} | |
567 }; | |
568 /***************************************************************************/ | |
569 /* BS-3 */ | |
570 /***************************************************************************/ | |
571 WBLOCK bs_3_step1 = { | |
572 0, | |
573 6, | |
574 {0xFE, 0xC0, 0x44, 0x40, 0xE0, 0xE2} | |
575 }; | |
576 WBLOCK bs_3_step3 = { | |
577 0, | |
578 4, | |
579 {0xFE, 0xC0, 0xF4, 0xE6} | |
580 }; | |
581 /***************************************************************************/ | |
582 /* BS-5 */ | |
583 /***************************************************************************/ | |
584 WBLOCK bs_5_step1 = { | |
585 0, | |
586 6, | |
587 {0xFE, 0xC0, 0x44, 0x66, 0xE0, 0xE2} | |
588 }; | |
589 WBLOCK bs_5_step3 = { | |
590 0, | |
591 4, | |
592 {0xFE, 0xC0, 0xF4, 0xE6} | |
593 }; | |
594 /***************************************************************************/ | |
595 /* BS-7 */ | |
596 /***************************************************************************/ | |
597 WBLOCK bs_7_step1 = { | |
598 0, | |
599 6, | |
600 {0xFE, 0xC0, 0x44, 0x8D, 0xE0, 0x20} | |
601 }; | |
602 WBLOCK bs_7_step3 = { | |
603 0, | |
604 4, | |
605 {0xFE, 0xC0, 0xF4, 0x24} | |
606 }; | |
607 /***************************************************************************/ | |
608 /* BS-9 */ | |
609 /***************************************************************************/ | |
610 WBLOCK bs_9_step1 = { | |
611 0, | |
612 6, | |
613 {0xFE, 0xC0, 0x44, 0xB3, 0xE0, 0x20} | |
614 }; | |
615 WBLOCK bs_9_step3 = { | |
616 0, | |
617 4, | |
618 {0xFE, 0xC0, 0xF4, 0x24} | |
619 }; | |
620 /***************************************************************************/ | |
621 /* BS-11 */ | |
622 /***************************************************************************/ | |
623 WBLOCK bs_11_step1 = { | |
624 0, | |
625 6, | |
626 {0xFE, 0xC0, 0x44, 0xD9, 0xE0, 0x20} | |
627 }; | |
628 WBLOCK bs_11_step3 = { | |
629 0, | |
630 4, | |
631 {0xFE, 0xC0, 0xF4, 0x24} | |
632 }; | |
633 /***************************************************************************/ | |
634 /* BS-13 */ | |
635 /***************************************************************************/ | |
636 WBLOCK bs_13_step1 = { | |
637 0, | |
638 6, | |
639 {0xFE, 0xC0, 0x45, 0x00, 0xE0, 0x20} | |
640 }; | |
641 WBLOCK bs_13_step3 = { | |
642 0, | |
643 4, | |
644 {0xFE, 0xC0, 0xF4, 0x24} | |
645 }; | |
646 /***************************************************************************/ | |
647 /* BS-15 */ | |
648 /***************************************************************************/ | |
649 WBLOCK bs_15_step1 = { | |
650 0, | |
651 6, | |
652 {0xFE, 0xC0, 0x45, 0x26, 0xE0, 0x40} | |
653 }; | |
654 WBLOCK bs_15_step3 = { | |
655 0, | |
656 4, | |
657 {0xFE, 0xC0, 0xF4, 0x44} | |
658 }; | |
659 /***************************************************************************/ | |
660 /* BS-17 */ | |
661 /***************************************************************************/ | |
662 WBLOCK bs_17_step1 = { | |
663 0, | |
664 6, | |
158
6fab243c91ab
Fix problem BS-17 can not be recorded.
Naoya OYAMA <naoya.oyama@gmail.com>
parents:
138
diff
changeset
|
665 {0xFE, 0xC0, 0x45, 0x4C, 0xE0, 0x40} |
0 | 666 }; |
667 WBLOCK bs_17_step3 = { | |
668 0, | |
669 4, | |
670 {0xFE, 0xC0, 0xF4, 0X44} | |
671 }; | |
672 /***************************************************************************/ | |
673 /* BS-19 */ | |
674 /***************************************************************************/ | |
675 WBLOCK bs_19_step1 = { | |
676 0, | |
677 6, | |
678 {0xFE, 0xC0, 0x45, 0x73, 0xE0, 0x40} | |
679 }; | |
680 WBLOCK bs_19_step3 = { | |
681 0, | |
682 4, | |
683 {0xFE, 0xC0, 0xF4, 0x44} | |
684 }; | |
685 /***************************************************************************/ | |
686 /* BS-21 */ | |
687 /***************************************************************************/ | |
688 WBLOCK bs_21_step1 = { | |
689 0, | |
690 6, | |
691 {0xFE, 0xC0, 0x45, 0x99, 0xE0, 0x40} | |
692 }; | |
693 WBLOCK bs_21_step3 = { | |
694 0, | |
695 4, | |
696 {0xFE, 0xC0, 0xF4, 0x44} | |
697 }; | |
698 /***************************************************************************/ | |
699 /* BS-23 */ | |
700 /***************************************************************************/ | |
701 WBLOCK bs_23_step1 = { | |
702 0, | |
703 6, | |
704 {0xFE, 0xC0, 0x45, 0xBF, 0xE0, 0x60} | |
705 }; | |
706 WBLOCK bs_23_step3 = { | |
707 0, | |
708 4, | |
709 {0xFE, 0xC0, 0xF4, 0x64} | |
710 }; | |
711 | |
712 /***************************************************************************/ | |
713 /* ND 2 */ | |
714 /***************************************************************************/ | |
715 WBLOCK nd_2_step1 = { | |
716 0, | |
717 6, | |
718 {0xFE, 0xC0, 0x46, 0x4D, 0xE0, 0x60} | |
719 }; | |
720 WBLOCK nd_2_step3 = { | |
721 0, | |
722 4, | |
723 {0xFE, 0xC0, 0xF4, 0x64} | |
724 }; | |
725 | |
726 /***************************************************************************/ | |
727 /* ND 4 */ | |
728 /***************************************************************************/ | |
729 WBLOCK nd_4_step1 = { | |
730 0, | |
731 6, | |
732 {0xFE, 0xC0, 0x46, 0x75, 0xE0, 0x80} | |
733 }; | |
734 WBLOCK nd_4_step3 = { | |
735 0, | |
736 4, | |
737 {0xFE, 0xC0, 0xF4, 0x84} | |
738 }; | |
739 | |
740 /***************************************************************************/ | |
741 /* ND 6 */ | |
742 /***************************************************************************/ | |
743 WBLOCK nd_6_step1 = { | |
744 0, | |
745 6, | |
746 {0xFE, 0xC0, 0x46, 0x9D, 0xE0, 0x80} | |
747 }; | |
748 WBLOCK nd_6_step3 = { | |
749 0, | |
750 4, | |
751 {0xFE, 0xC0, 0xF4, 0x84} | |
752 }; | |
753 | |
754 /***************************************************************************/ | |
755 /* ND 8 */ | |
756 /***************************************************************************/ | |
757 WBLOCK nd_8_step1 = { | |
758 0, | |
759 6, | |
760 {0xFE, 0xC0, 0x46, 0xC5, 0xE0, 0x80} | |
761 }; | |
762 WBLOCK nd_8_step3 = { | |
763 0, | |
764 4, | |
765 {0xFE, 0xC0, 0xF4, 0x84} | |
766 }; | |
767 | |
768 /***************************************************************************/ | |
769 /* ND 10 */ | |
770 /***************************************************************************/ | |
771 WBLOCK nd_10_step1 = { | |
772 0, | |
773 6, | |
774 {0xFE, 0xC0, 0x46, 0xED, 0xE0, 0x80} | |
775 }; | |
776 WBLOCK nd_10_step3 = { | |
777 0, | |
778 4, | |
779 {0xFE, 0xC0, 0xF4, 0x84} | |
780 }; | |
781 | |
782 /***************************************************************************/ | |
783 /* ND 12 */ | |
784 /***************************************************************************/ | |
785 WBLOCK nd_12_step1 = { | |
786 0, | |
787 6, | |
788 {0xFE, 0xC0, 0x47, 0x15, 0xE0, 0xA0} | |
789 }; | |
790 WBLOCK nd_12_step3 = { | |
791 0, | |
792 4, | |
793 {0xFE, 0xC0, 0xF4, 0xA4} | |
794 }; | |
795 | |
796 /***************************************************************************/ | |
797 /* ND 14 */ | |
798 /***************************************************************************/ | |
799 WBLOCK nd_14_step1 = { | |
800 0, | |
801 6, | |
802 {0xFE, 0xC0, 0x47, 0x3D, 0xE0, 0xA0} | |
803 }; | |
804 WBLOCK nd_14_step3 = { | |
805 0, | |
806 4, | |
807 {0xFE, 0xC0, 0xF4, 0xA4} | |
808 }; | |
809 | |
810 /***************************************************************************/ | |
811 /* ND 16 */ | |
812 /***************************************************************************/ | |
813 WBLOCK nd_16_step1 = { | |
814 0, | |
815 6, | |
816 {0xFE, 0xC0, 0x47, 0x65, 0xE0, 0xA0} | |
817 }; | |
818 WBLOCK nd_16_step3 = { | |
819 0, | |
820 4, | |
821 {0xFE, 0xC0, 0xF4, 0xA4} | |
822 }; | |
823 | |
824 /***************************************************************************/ | |
825 /* ND 18 */ | |
826 /***************************************************************************/ | |
827 WBLOCK nd_18_step1 = { | |
828 0, | |
829 6, | |
830 {0xFE, 0xC0, 0x47, 0x8D, 0xE0, 0xA0} | |
831 }; | |
832 WBLOCK nd_18_step3 = { | |
833 0, | |
834 4, | |
835 {0xFE, 0xC0, 0xF4, 0xA4} | |
836 }; | |
837 | |
838 /***************************************************************************/ | |
839 /* ND 20 */ | |
840 /***************************************************************************/ | |
841 WBLOCK nd_20_step1 = { | |
842 0, | |
843 6, | |
844 {0xFE, 0xC0, 0x47, 0xB5, 0xE0, 0xC0} | |
845 }; | |
846 WBLOCK nd_20_step3 = { | |
847 0, | |
848 4, | |
849 {0xFE, 0xC0, 0xF4, 0xC4} | |
850 }; | |
851 | |
852 /***************************************************************************/ | |
853 /* ND 22 */ | |
854 /***************************************************************************/ | |
855 WBLOCK nd_22_step1 = { | |
856 0, | |
857 6, | |
858 {0xFE, 0xC0, 0x47, 0xDD, 0xE0, 0xC0} | |
859 }; | |
860 WBLOCK nd_22_step3 = { | |
861 0, | |
862 4, | |
863 {0xFE, 0xC0, 0xF4, 0xC4} | |
864 }; | |
865 | |
866 /***************************************************************************/ | |
867 /* ND 24 */ | |
868 /***************************************************************************/ | |
869 WBLOCK nd_24_step1 = { | |
870 0, | |
871 6, | |
872 {0xFE, 0xC0, 0x48, 0x05, 0xE0, 0xC0} | |
873 }; | |
874 WBLOCK nd_24_step3 = { | |
875 0, | |
876 4, | |
877 {0xFE, 0xC0, 0xF4, 0xC4} | |
878 }; | |
879 | |
880 /***************************************************************************/ | |
881 /* ND 1 */ | |
882 /***************************************************************************/ | |
883 WBLOCK nd_1_step1 = { | |
884 0, | |
885 6, | |
886 {0xFE, 0xC0, 0x46, 0x39, 0xE0, 0x60} | |
887 }; | |
888 WBLOCK nd_1_step3 = { | |
889 0, | |
890 4, | |
891 {0xFE, 0xC0, 0xF4, 0x64} | |
892 }; | |
893 | |
894 /***************************************************************************/ | |
895 /* ND 3 */ | |
896 /***************************************************************************/ | |
897 WBLOCK nd_3_step1 = { | |
898 0, | |
899 6, | |
900 {0xFE, 0xC0, 0x46, 0x61, 0xE0, 0x80} | |
901 }; | |
902 WBLOCK nd_3_step3 = { | |
903 0, | |
904 4, | |
905 {0xFE, 0xC0, 0xF4, 0x84} | |
906 }; | |
907 | |
908 /***************************************************************************/ | |
909 /* ND 5 */ | |
910 /***************************************************************************/ | |
911 WBLOCK nd_5_step1 = { | |
912 0, | |
913 6, | |
914 {0xFE, 0xC0, 0x46, 0x89, 0xE0, 0x80} | |
915 }; | |
916 WBLOCK nd_5_step3 = { | |
917 0, | |
918 4, | |
919 {0xFE, 0xC0, 0xF4, 0x84} | |
920 }; | |
921 | |
922 /***************************************************************************/ | |
923 /* ND 7 */ | |
924 /***************************************************************************/ | |
925 WBLOCK nd_7_step1 = { | |
926 0, | |
927 6, | |
928 {0xFE, 0xC0, 0x46, 0xB1, 0xE0, 0x80} | |
929 }; | |
930 WBLOCK nd_7_step3 = { | |
931 0, | |
932 4, | |
933 {0xFE, 0xC0, 0xF4, 0x84} | |
934 }; | |
935 | |
936 /***************************************************************************/ | |
937 /* ND 9 */ | |
938 /***************************************************************************/ | |
939 WBLOCK nd_9_step1 = { | |
940 0, | |
941 6, | |
942 {0xFE, 0xC0, 0x46, 0xD9, 0xE0, 0x80} | |
943 }; | |
944 WBLOCK nd_9_step3 = { | |
945 0, | |
946 4, | |
947 {0xFE, 0xC0, 0xF4, 0x84} | |
948 }; | |
949 | |
950 /***************************************************************************/ | |
951 /* ND 11 */ | |
952 /***************************************************************************/ | |
953 WBLOCK nd_11_step1 = { | |
954 0, | |
955 6, | |
956 {0xFE, 0xC0, 0x47, 0x01, 0xE0, 0xA0} | |
957 }; | |
958 WBLOCK nd_11_step3 = { | |
959 0, | |
960 4, | |
961 {0xFE, 0xC0, 0xF4, 0xA4} | |
962 }; | |
963 | |
964 /***************************************************************************/ | |
965 /* ND 13 */ | |
966 /***************************************************************************/ | |
967 WBLOCK nd_13_step1 = { | |
968 0, | |
969 6, | |
970 {0xFE, 0xC0, 0x47, 0x29, 0xE0, 0xA0} | |
971 }; | |
972 WBLOCK nd_13_step3 = { | |
973 0, | |
974 4, | |
975 {0xFE, 0xC0, 0xF4, 0xA4} | |
976 }; | |
977 | |
978 /***************************************************************************/ | |
979 /* ND 15 */ | |
980 /***************************************************************************/ | |
981 WBLOCK nd_15_step1 = { | |
982 0, | |
983 6, | |
984 {0xFE, 0xC0, 0x47, 0x51, 0xE0, 0xA0} | |
985 }; | |
986 WBLOCK nd_15_step3 = { | |
987 0, | |
988 4, | |
989 {0xFE, 0xC0, 0xF4, 0xA4} | |
990 }; | |
991 | |
992 /***************************************************************************/ | |
993 /* ND 17 */ | |
994 /***************************************************************************/ | |
995 WBLOCK nd_17_step1 = { | |
996 0, | |
997 6, | |
998 {0xFE, 0xC0, 0x47, 0x79, 0xE0, 0xA0} | |
999 }; | |
1000 WBLOCK nd_17_step3 = { | |
1001 0, | |
1002 4, | |
1003 {0xFE, 0xC0, 0xF4, 0xA4} | |
1004 }; | |
1005 | |
1006 /***************************************************************************/ | |
1007 /* ND 19 */ | |
1008 /***************************************************************************/ | |
1009 WBLOCK nd_19_step1 = { | |
1010 0, | |
1011 6, | |
1012 {0xFE, 0xC0, 0x47, 0xA1, 0xE0, 0xA0} | |
1013 }; | |
1014 WBLOCK nd_19_step3 = { | |
1015 0, | |
1016 4, | |
1017 {0xFE, 0xC0, 0xF4, 0xA4} | |
1018 }; | |
1019 | |
1020 /***************************************************************************/ | |
1021 /* ND 21 */ | |
1022 /***************************************************************************/ | |
1023 WBLOCK nd_21_step1 = { | |
1024 0, | |
1025 6, | |
1026 {0xFE, 0xC0, 0x47, 0xC9, 0xE0, 0xC0} | |
1027 }; | |
1028 WBLOCK nd_21_step3 = { | |
1029 0, | |
1030 4, | |
1031 {0xFE, 0xC0, 0xF4, 0xC4} | |
1032 }; | |
1033 | |
1034 /***************************************************************************/ | |
1035 /* ND 23 */ | |
1036 /***************************************************************************/ | |
1037 WBLOCK nd_23_step1 = { | |
1038 0, | |
1039 6, | |
1040 {0xFE, 0xC0, 0x47, 0xF1, 0xE0, 0xC0} | |
1041 }; | |
1042 WBLOCK nd_23_step3 = { | |
1043 0, | |
1044 4, | |
1045 {0xFE, 0xC0, 0xF4, 0xC4} | |
1046 }; | |
1047 | |
1048 /***************************************************************************/ | |
1049 /* BS-周波数テーブル */ | |
1050 /***************************************************************************/ | |
1051 WBLOCK_BS_PLL bs_pll[MAX_BS_CHANNEL] = { | |
36 | 1052 {{&bs_1_step1, &bs_com_step2, &bs_1_step3}}, |
1053 {{&bs_3_step1, &bs_com_step2, &bs_3_step3}}, | |
1054 {{&bs_5_step1, &bs_com_step2, &bs_5_step3}}, | |
1055 {{&bs_7_step1, &bs_com_step2, &bs_7_step3}}, | |
1056 {{&bs_9_step1, &bs_com_step2, &bs_9_step3}}, | |
1057 {{&bs_11_step1, &bs_com_step2, &bs_11_step3}}, | |
1058 {{&bs_13_step1, &bs_com_step2, &bs_13_step3}}, | |
1059 {{&bs_15_step1, &bs_com_step2, &bs_15_step3}}, | |
1060 {{&bs_17_step1, &bs_com_step2, &bs_17_step3}}, | |
1061 {{&bs_19_step1, &bs_com_step2, &bs_19_step3}}, | |
1062 {{&bs_21_step1, &bs_com_step2, &bs_21_step3}}, | |
138
097d5aaf6b07
Fix problem BS-23 can not be recorded.
Naoya OYAMA <naoya.oyama@gmail.com>
parents:
137
diff
changeset
|
1063 {{&bs_23_step1, &bs_com_step2, &bs_23_step3}}, |
36 | 1064 {{&nd_2_step1, &bs_com_step2, &nd_2_step3}}, |
1065 {{&nd_4_step1, &bs_com_step2, &nd_4_step3}}, | |
1066 {{&nd_6_step1, &bs_com_step2, &nd_6_step3}}, | |
1067 {{&nd_8_step1, &bs_com_step2, &nd_8_step3}}, | |
1068 {{&nd_10_step1, &bs_com_step2, &nd_10_step3}}, | |
1069 {{&nd_12_step1, &bs_com_step2, &nd_12_step3}}, | |
1070 {{&nd_14_step1, &bs_com_step2, &nd_14_step3}}, | |
1071 {{&nd_16_step1, &bs_com_step2, &nd_16_step3}}, | |
1072 {{&nd_18_step1, &bs_com_step2, &nd_18_step3}}, | |
1073 {{&nd_20_step1, &bs_com_step2, &nd_20_step3}}, | |
1074 {{&nd_22_step1, &bs_com_step2, &nd_22_step3}}, | |
1075 {{&nd_24_step1, &bs_com_step2, &nd_24_step3}}, | |
1076 {{&nd_1_step1, &bs_com_step2, &nd_1_step3}}, | |
1077 {{&nd_3_step1, &bs_com_step2, &nd_3_step3}}, | |
1078 {{&nd_5_step1, &bs_com_step2, &nd_5_step3}}, | |
1079 {{&nd_7_step1, &bs_com_step2, &nd_7_step3}}, | |
1080 {{&nd_9_step1, &bs_com_step2, &nd_9_step3}}, | |
1081 {{&nd_11_step1, &bs_com_step2, &nd_11_step3}}, | |
1082 {{&nd_13_step1, &bs_com_step2, &nd_13_step3}}, | |
1083 {{&nd_15_step1, &bs_com_step2, &nd_15_step3}}, | |
1084 {{&nd_17_step1, &bs_com_step2, &nd_17_step3}}, | |
1085 {{&nd_19_step1, &bs_com_step2, &nd_19_step3}}, | |
1086 {{&nd_21_step1, &bs_com_step2, &nd_21_step3}}, | |
1087 {{&nd_23_step1, &bs_com_step2, &nd_23_step3}} | |
0 | 1088 }; |
1089 WBLOCK *bs_get_ts_id[(MAX_BS_TS_ID / 2)] = { | |
1090 &bs_get_slot_ts_id_1, | |
1091 &bs_get_slot_ts_id_2, | |
1092 &bs_get_slot_ts_id_3, | |
1093 &bs_get_slot_ts_id_4 | |
1094 }; |