Mercurial > pt1.oyama
annotate driver/pt1_tuner.c @ 167:b21f1e823ec3
Import NIT fix patch.(http://microgroove.jp/shaolin/2010/09/a_tiny_patch_for_recpt1tssplitter_litec.html)
author | Naoya OYAMA <naoya.oyama@gmail.com> |
---|---|
date | Sat, 06 Oct 2012 21:57:42 +0900 |
parents | 4303bbfd5d37 |
children | 13f0666bd088 |
rev | line source |
---|---|
0 | 1 /* pt1-tuner.c: A PT1 on Tuner driver for Linux. */ |
2 | |
3 #include <linux/module.h> | |
4 #include <linux/kernel.h> | |
5 #include <linux/errno.h> | |
6 #include <linux/pci.h> | |
7 #include <linux/init.h> | |
8 #include <linux/interrupt.h> | |
9 #include <linux/mutex.h> | |
10 | |
11 #include <asm/io.h> | |
12 #include <asm/irq.h> | |
13 #include <asm/uaccess.h> | |
14 | |
15 #include "pt1_com.h" | |
16 #include "pt1_pci.h" | |
17 #include "pt1_i2c.h" | |
18 #include "pt1_tuner.h" | |
19 #include "pt1_tuner_data.h" | |
20 | |
21 typedef struct _TUNER_INFO{ | |
22 int isdb_s ; | |
23 int isdb_t ; | |
24 }TUNER_INFO; | |
25 | |
26 TUNER_INFO tuner_info[2] = { | |
27 {T0_ISDB_S, T0_ISDB_T}, | |
28 {T1_ISDB_S, T1_ISDB_T} | |
29 }; | |
30 | |
31 typedef struct _isdb_t_freq_add_table{ | |
32 __u16 pos ; // Äɲ乤ë¥Á¥ã¥ó¥Í¥ë¥Ý¥¸¥·¥ç¥ó | |
33 __u16 add_freq ; // Äɲ乤ëÃÍ | |
34 }isdb_t_freq_add_table; | |
35 | |
36 isdb_t_freq_add_table isdb_t_freq_add[10] = { | |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
37 { 7, 0x8081}, // 0¡Á7Ëø |
0 | 38 { 12, 0x80A1}, // 8¡Á12Ëø |
39 { 21, 0x8062}, // 13¡Á21Ëø | |
40 { 39, 0x80A2}, // 22¡Á39Ëø | |
41 { 51, 0x80E2}, // 40¡Á51Ëø | |
42 { 59, 0x8064}, // 52¡Á59Ëø | |
43 { 75, 0x8084}, // 60¡Á75Ëø | |
44 { 84, 0x80a4}, // 76¡Á84Ëø | |
45 {100, 0x80C4}, // 85¡Á100Ëø | |
46 {112, 0x80E4} // 101¡Á112Ëø | |
47 }; | |
48 | |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
49 void settuner_reset(void __iomem *regs, int cardtype, __u32 lnb, __u32 tuner) |
0 | 50 { |
77 | 51 __u32 val = TUNER_POWER_OFF; |
0 | 52 switch(lnb){ |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
53 case LNB_11V: |
65 | 54 val = (1 << BIT_LNB_DOWN); |
55 break ; | |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
56 case LNB_15V: |
65 | 57 val = (1 << BIT_LNB_UP) | (1 << BIT_LNB_DOWN); |
58 break ; | |
0 | 59 } |
60 | |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
61 if(cardtype == PT1) { |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
62 switch(tuner){ |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
63 case TUNER_POWER_ON_RESET_ENABLE: |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
64 val |= (1 << BIT_TUNER); |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
65 break; |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
66 case TUNER_POWER_ON_RESET_DISABLE: |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
67 val |= (1 << BIT_TUNER) | (1 << BIT_RESET); |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
68 break ; |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
69 } |
0 | 70 } |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
71 else if(cardtype == PT2) { |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
72 switch(tuner){ |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
73 case TUNER_POWER_ON_RESET_ENABLE: |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
74 val |= (1 << BIT_TUNER) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
75 | (1 << BIT_33A1) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
76 | (1 << BIT_33A2) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
77 | (1 << BIT_5A_) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
78 | (1 << BIT_5A1) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
79 | (1 << BIT_5A2); |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
80 break; |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
81 case TUNER_POWER_ON_RESET_DISABLE: |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
82 val |= (1 << BIT_TUNER) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
83 | (1 << BIT_RESET) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
84 | (1 << BIT_33A1) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
85 | (1 << BIT_33A2) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
86 | (1 << BIT_5A_) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
87 | (1 << BIT_5A1) |
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
88 | (1 << BIT_5A2); |
64
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
89 break ; |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
90 } |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
91 } |
98a92ce5382e
added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
9
diff
changeset
|
92 writel(val, (regs + CFG_REGS_ADDR)); |
0 | 93 } |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
94 static int init_isdb_s(void __iomem *regs, int cardtype, struct mutex *lock, __u32 addr) |
0 | 95 { |
96 | |
97 WBLOCK wk; | |
98 int lp ; | |
99 __u32 val ; | |
100 | |
101 // ISDB-S/T½é´ü²½ | |
102 memcpy(&wk, &com_initdata, sizeof(WBLOCK)); | |
103 | |
104 // ½é´ü²½£±(¤Ê¤¼¤«READ¤Ê¤Î¤Ç) | |
105 memcpy(&wk, &isdb_s_init1, sizeof(WBLOCK)); | |
106 wk.addr = addr; | |
107 val = i2c_read(regs, lock, &wk, 1); | |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
108 |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
109 if(cardtype == PT1) { |
79 | 110 if((val & 0xff) != 0x4c) { |
111 printk(KERN_INFO "PT1:ISDB-S Read(%x)\n", val); | |
112 return -EIO ; | |
113 } | |
114 for(lp = 0 ; lp < PT1_MAX_ISDB_S_INIT ; lp++) { | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
115 memcpy(&wk, isdb_s_initial_pt1[lp], sizeof(WBLOCK)); |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
116 wk.addr = addr; |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
117 i2c_write(regs, lock, &wk); |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
118 } |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
119 } |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
120 else if(cardtype == PT2) { |
79 | 121 if((val & 0xff) != 0x52) { |
122 printk(KERN_INFO "PT2:ISDB-S Read(%x)\n", val); | |
123 return -EIO ; | |
124 } | |
125 for(lp = 0 ; lp < PT2_MAX_ISDB_S_INIT ; lp++) { | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
126 memcpy(&wk, isdb_s_initial_pt2[lp], sizeof(WBLOCK)); |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
127 wk.addr = addr; |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
128 i2c_write(regs, lock, &wk); |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
129 } |
0 | 130 } |
131 | |
132 return 0 ; | |
133 } | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
134 static void init_isdb_t(void __iomem *regs, int cardtype, struct mutex *lock, __u32 addr) |
0 | 135 { |
136 int lp ; | |
137 WBLOCK wk; | |
138 | |
139 // ISDB-S/T½é´ü²½ | |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
140 if(cardtype == PT1) { |
77 | 141 for(lp = 0 ; lp < PT1_MAX_ISDB_T_INIT ; lp++){ |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
142 memcpy(&wk, isdb_t_initial_pt1[lp], sizeof(WBLOCK)); |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
143 wk.addr = addr; |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
144 i2c_write(regs, lock, &wk); |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
145 } |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
146 } |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
147 else if(cardtype == PT2) { |
77 | 148 for(lp = 0 ; lp < PT2_MAX_ISDB_T_INIT ; lp++){ |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
149 memcpy(&wk, isdb_t_initial_pt2[lp], sizeof(WBLOCK)); |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
150 wk.addr = addr; |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
151 i2c_write(regs, lock, &wk); |
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
152 } |
0 | 153 } |
71
28f25ec7f962
correct number of initialization data.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
69
diff
changeset
|
154 } |
0 | 155 |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
156 int tuner_init(void __iomem *regs, int cardtype, struct mutex *lock, int tuner_no) |
0 | 157 { |
158 | |
159 int rc ; | |
160 WBLOCK wk; | |
161 | |
162 // ISDB-S/T½é´ü²½ | |
163 memcpy(&wk, &com_initdata, sizeof(WBLOCK)); | |
164 | |
165 // ½é´ü²½(¶¦ÄÌ) | |
166 wk.addr = tuner_info[tuner_no].isdb_t ; | |
167 i2c_write(regs, lock, &wk); | |
168 wk.addr = tuner_info[tuner_no].isdb_s ; | |
169 i2c_write(regs, lock, &wk); | |
170 | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
171 rc = init_isdb_s(regs, cardtype, lock, tuner_info[tuner_no].isdb_s); |
0 | 172 if(rc < 0){ |
173 return rc ; | |
174 } | |
69
272a8fba970b
added very rough support for PT2.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
65
diff
changeset
|
175 init_isdb_t(regs, cardtype, lock, tuner_info[tuner_no].isdb_t); |
0 | 176 |
177 memcpy(&wk, &isdb_s_init21, sizeof(WBLOCK)); | |
178 wk.addr = tuner_info[tuner_no].isdb_s ; | |
179 i2c_write(regs, lock, &wk); | |
180 | |
181 memcpy(&wk, &isdb_t_init17, sizeof(WBLOCK)); | |
182 wk.addr = tuner_info[tuner_no].isdb_t ; | |
183 i2c_write(regs, lock, &wk); | |
184 | |
185 return 0 ; | |
186 } | |
187 void set_sleepmode(void __iomem *regs, struct mutex *lock, int address, int tuner_type, int type) | |
188 { | |
189 WBLOCK wk; | |
190 | |
191 if(type == TYPE_WAKEUP){ | |
192 switch(tuner_type){ | |
77 | 193 case CHANNEL_TYPE_ISDB_S: |
194 printk(KERN_INFO "PT1:ISDB-S Wakeup\n"); | |
195 memcpy(&wk, &isdb_s_wake, sizeof(WBLOCK)); | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
196 wk.addr = address; |
77 | 197 i2c_write(regs, lock, &wk); |
198 | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
199 memcpy(&wk, &isdb_s_wake2, sizeof(WBLOCK)); |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
200 wk.addr = address; |
77 | 201 i2c_write(regs, lock, &wk); |
202 break ; | |
203 case CHANNEL_TYPE_ISDB_T: | |
204 printk(KERN_INFO "PT1:ISDB-T Wakeup\n"); | |
205 memcpy(&wk, &isdb_t_wake, sizeof(WBLOCK)); | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
206 wk.addr = address; |
77 | 207 i2c_write(regs, lock, &wk); |
208 | |
102
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
209 memcpy(&wk, &isdb_t_wake2, sizeof(WBLOCK)); |
6e661e828b43
send tuners to sleep mode when they are inactive
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
94
diff
changeset
|
210 wk.addr = address; |
77 | 211 i2c_write(regs, lock, &wk); |
212 break ; | |
0 | 213 } |
214 } | |
77 | 215 if(type == TYPE_SLEEP){ |
216 switch(tuner_type){ | |
0 | 217 case CHANNEL_TYPE_ISDB_S: |
218 printk(KERN_INFO "PT1:ISDB-S Sleep\n"); | |
219 memcpy(&wk, &isdb_s_sleep, sizeof(WBLOCK)); | |
77 | 220 wk.addr = address; |
221 i2c_write(regs, lock, &wk); | |
0 | 222 break ; |
223 case CHANNEL_TYPE_ISDB_T: | |
224 printk(KERN_INFO "PT1:ISDB-T Sleep\n"); | |
225 memcpy(&wk, &isdb_t_sleep, sizeof(WBLOCK)); | |
77 | 226 wk.addr = address; |
227 i2c_write(regs, lock, &wk); | |
0 | 228 break ; |
77 | 229 } |
0 | 230 } |
231 } | |
232 | |
233 int bs_frequency(void __iomem *regs, struct mutex *lock, int addr, int channel) | |
234 { | |
235 int lp ; | |
236 int tmcclock = FALSE ; | |
237 WBLOCK wk; | |
238 __u32 val ; | |
239 | |
240 if(channel >= MAX_BS_CHANNEL){ | |
241 return -EIO ; | |
242 } | |
243 // ISDB-S PLL¥í¥Ã¥¯ | |
244 for(lp = 0 ; lp < MAX_BS_CHANNEL_PLL_COMMAND ; lp++){ | |
245 memcpy(&wk, bs_pll[channel].wblock[lp], sizeof(WBLOCK)); | |
246 wk.addr = addr ; | |
247 i2c_write(regs, lock, &wk); | |
248 } | |
249 | |
250 // PLL¥í¥Ã¥¯³Îǧ | |
251 // ¥Á¥§¥Ã¥¯ÍÑ | |
252 for(lp = 0 ; lp < 200 ; lp++){ | |
253 memcpy(&wk, &bs_pll_lock, sizeof(WBLOCK)); | |
254 wk.addr = addr; | |
255 val = i2c_read(regs, lock, &wk, 1); | |
256 if(((val & 0xFF) != 0) && ((val & 0XFF) != 0XFF)){ | |
257 tmcclock = TRUE ; | |
258 break ; | |
259 } | |
260 } | |
261 | |
262 if(tmcclock == FALSE){ | |
263 printk(KERN_INFO "PLL LOCK ERROR\n"); | |
264 return -EIO; | |
265 } | |
266 | |
267 memcpy(&wk, &bs_tmcc_get_1, sizeof(WBLOCK)); | |
268 wk.addr = addr; | |
269 i2c_write(regs, lock, &wk); | |
270 | |
271 tmcclock = FALSE ; | |
272 | |
273 for(lp = 0 ; lp < 200 ; lp++){ | |
274 memcpy(&wk, &bs_tmcc_get_2, sizeof(WBLOCK)); | |
275 wk.addr = addr; | |
276 | |
277 val = i2c_read(regs, lock, &wk, 1); | |
278 if(((val & 0XFF) != 0XFF) && (!(val & 0x10))){ | |
279 tmcclock = TRUE ; | |
280 break ; | |
281 } | |
282 } | |
283 | |
284 if(tmcclock == FALSE){ | |
285 printk(KERN_INFO "TMCC LOCK ERROR\n"); | |
286 return -EIO; | |
287 } | |
288 | |
289 return 0 ; | |
290 } | |
291 int ts_lock(void __iomem *regs, struct mutex *lock, int addr, __u16 ts_id) | |
292 { | |
293 | |
294 int lp ; | |
295 WBLOCK wk; | |
296 __u32 val ; | |
297 union{ | |
298 __u8 ts[2]; | |
299 __u16 tsid; | |
300 }uts_id ; | |
301 | |
302 uts_id.tsid = ts_id ; | |
303 memcpy(&wk, &bs_set_ts_lock, sizeof(WBLOCK)); | |
304 wk.addr = addr; | |
305 // TS-IDÀßÄê | |
306 wk.value[1] = uts_id.ts[1]; | |
307 wk.value[2] = uts_id.ts[0]; | |
308 i2c_write(regs, lock, &wk); | |
309 | |
310 for(lp = 0 ; lp < 100 ; lp++){ | |
311 memcpy(&wk, &bs_get_ts_lock, sizeof(WBLOCK)); | |
312 wk.addr = addr; | |
313 val = i2c_read(regs, lock, &wk, 2); | |
314 if((val & 0xFFFF) == ts_id){ | |
315 return 0 ; | |
316 } | |
317 } | |
318 printk(KERN_INFO "PT1:ERROR TS-LOCK(%x)\n", ts_id); | |
319 return -EIO ; | |
320 } | |
321 int bs_tune(void __iomem *regs, struct mutex *lock, int addr, int channel, ISDB_S_TMCC *tmcc) | |
322 { | |
323 | |
324 int lp ; | |
325 int lp2; | |
326 WBLOCK wk; | |
327 __u32 val ; | |
328 ISDB_S_TS_ID *tsid ; | |
329 union{ | |
330 __u8 slot[4]; | |
331 __u32 u32slot; | |
332 }ts_slot ; | |
333 union{ | |
334 __u16 ts[2]; | |
335 __u32 tsid; | |
336 }ts_id ; | |
337 | |
338 if(channel >= MAX_BS_CHANNEL){ | |
339 printk(KERN_INFO "Invalid Channel(%d)\n", channel); | |
340 return -EIO ; | |
341 } | |
342 val = bs_frequency(regs, lock, addr, channel); | |
343 if(val == -EIO){ | |
344 return val ; | |
345 } | |
346 | |
347 tsid = &tmcc->ts_id[0] ; | |
348 // ³ºÅö¼þÇÈ¿ô¤ÎTS-ID¤ò¼èÆÀ | |
349 for(lp = 0 ; lp < (MAX_BS_TS_ID / 2) ; lp++){ | |
350 for(lp2 = 0 ; lp2 < 100 ; lp2++){ | |
351 memcpy(&wk, bs_get_ts_id[lp], sizeof(WBLOCK)); | |
352 wk.addr = addr; | |
353 ts_id.tsid = i2c_read(regs, lock, &wk, 4); | |
354 // TS-ID¤¬0¤Î¾ì¹ç¤ÏºÆ¼èÆÀ¤¹¤ë | |
355 if((ts_id.ts[0] != 0) && (ts_id.ts[1] != 0)){ | |
356 break ; | |
357 } | |
358 } | |
359 tsid->ts_id = ts_id.ts[1] ; | |
360 tsid += 1; | |
361 tsid->ts_id = ts_id.ts[0] ; | |
362 tsid += 1; | |
363 } | |
364 | |
365 memcpy(&wk, &bs_get_agc, sizeof(WBLOCK)); | |
366 wk.addr = addr; | |
367 tmcc->agc = i2c_read(regs, lock, &wk, 1); | |
368 | |
369 // TS-IDÊ̤ξðÊó¤ò¼èÆÀ | |
370 tsid = &tmcc->ts_id[0] ; | |
371 for(lp = 0 ; lp < MAX_BS_TS_ID ; lp++, tsid += 1){ | |
372 // TS-ID¤Ê¤·=0XFFFF | |
373 if(tsid->ts_id == 0xFFFF){ | |
374 continue ; | |
375 } | |
376 ts_lock(regs, lock, addr, tsid->ts_id); | |
377 | |
378 //¥¹¥í¥Ã¥È¼èÆÀ | |
379 memcpy(&wk, &bs_get_slot, sizeof(WBLOCK)); | |
380 wk.addr = addr; | |
381 ts_slot.u32slot = i2c_read(regs, lock, &wk, 3); | |
382 tsid->high_mode = 0; | |
383 tsid->low_slot = ts_slot.slot[0] ; | |
384 tsid->high_slot = ts_slot.slot[1] ; | |
385 tsid->low_mode = ts_slot.slot[2] ; | |
386 } | |
387 | |
388 memcpy(&wk, &bs_get_clock, sizeof(WBLOCK)); | |
389 wk.addr = addr; | |
390 tmcc->clockmargin = i2c_read(regs, lock, &wk, 1); | |
391 | |
392 memcpy(&wk, &bs_get_carrir, sizeof(WBLOCK)); | |
393 wk.addr = addr; | |
394 tmcc->carriermargin = i2c_read(regs, lock, &wk, 1); | |
395 return 0 ; | |
396 } | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
397 int isdb_s_read_signal_strength(void __iomem *regs, struct mutex *lock, int addr) |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
398 { |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
399 WBLOCK wk; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
400 __u32 val ; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
401 __u32 val2; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
402 int val3 ; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
403 |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
404 memcpy(&wk, &bs_get_signal1, sizeof(WBLOCK)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
405 wk.addr = addr; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
406 val = i2c_read(regs, lock, &wk, 1); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
407 |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
408 memcpy(&wk, &bs_get_signal2, sizeof(WBLOCK)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
409 wk.addr = addr; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
410 val2 = i2c_read(regs, lock, &wk, 1); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
411 val3 = (((val << 8) & 0XFF00) | (val2 & 0XFF)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
412 |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
413 return val3 ; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
414 } |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
415 |
0 | 416 __u32 getfrequency_add(__u32 channel) |
417 { | |
418 int lp ; | |
419 | |
420 for(lp = 0 ; lp < 10 ; lp++){ | |
421 if(channel <= isdb_t_freq_add[lp].pos){ | |
422 return isdb_t_freq_add[lp].add_freq ; | |
423 } | |
424 } | |
425 return 0 ; | |
426 } | |
427 __u32 getfrequency(__u32 channel, int addfreq) | |
428 { | |
429 __u32 frequencyoffset = 0; | |
430 __u32 frequencyOffset = 0; | |
431 | |
94
c940283dd890
fix frequency calculation for catv channels
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
432 if (12 <= channel) |
0 | 433 frequencyoffset += 2; |
94
c940283dd890
fix frequency calculation for catv channels
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
434 if (17 <= channel) |
c940283dd890
fix frequency calculation for catv channels
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
435 frequencyoffset -= 2; |
c940283dd890
fix frequency calculation for catv channels
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
79
diff
changeset
|
436 if (63 <= channel){ |
0 | 437 frequencyoffset += 2; |
438 } | |
439 #if 0 | |
440 return (((93 + channel * 6 + frequencyOffset) + addfreq) * 7) + 400; | |
441 #endif | |
442 frequencyOffset = 93 + channel * 6 + frequencyoffset; | |
443 frequencyOffset = 7 * (frequencyOffset + addfreq); | |
444 return frequencyOffset + 400; | |
445 | |
446 } | |
447 int isdb_t_frequency(void __iomem *regs, struct mutex *lock, int addr, int channel, int addfreq) | |
448 { | |
449 | |
450 int lp ; | |
451 WBLOCK wk; | |
452 __u32 val ; | |
453 int tmcclock = FALSE ; | |
454 union{ | |
455 __u8 charfreq[2]; | |
456 __u16 freq; | |
457 }freq[2] ; | |
458 | |
459 if(channel >= MAX_ISDB_T_CHANNEL){ | |
460 return -EIO ; | |
461 } | |
462 | |
463 freq[0].freq = getfrequency(channel, addfreq); | |
464 freq[1].freq = getfrequency_add(channel); | |
465 //»ØÄê¼þÇÈ¿ô | |
466 memcpy(&wk, &isdb_t_pll_base, sizeof(WBLOCK)); | |
467 wk.addr = addr ; | |
468 // ·×»»¤·¤¿¼þÇÈ¿ô¤òÀßÄê | |
469 wk.value[wk.count] = freq[0].charfreq[1]; | |
470 wk.count += 1 ; | |
471 wk.value[wk.count] = freq[0].charfreq[0]; | |
472 wk.count += 1 ; | |
473 | |
474 // ·×»»¤·¤¿¼þÇÈ¿ôÉղþðÊó¤òÀßÄê | |
475 wk.value[wk.count] = freq[1].charfreq[1]; | |
476 wk.count += 1 ; | |
477 wk.value[wk.count] = freq[1].charfreq[0]; | |
478 wk.count += 1 ; | |
479 | |
480 i2c_write(regs, lock, &wk); | |
481 | |
482 for(lp = 0 ; lp < 100 ; lp++){ | |
483 memcpy(&wk, &isdb_t_pll_lock, sizeof(WBLOCK)); | |
484 wk.addr = addr; | |
485 val = i2c_read(regs, lock, &wk, 1); | |
486 if(((val & 0xFF) != 0XFF) && ((val & 0X50) == 0x50)){ | |
487 tmcclock = TRUE ; | |
488 break ; | |
489 } | |
490 } | |
491 if(tmcclock != TRUE){ | |
492 printk(KERN_INFO "PT1:ISDB-T LOCK NG(%08x)\n", val); | |
493 return -EIO ; | |
494 } | |
495 | |
496 memcpy(&wk, &isdb_t_check_tune, sizeof(WBLOCK)); | |
497 wk.addr = addr ; | |
498 i2c_write(regs, lock, &wk); | |
499 | |
500 tmcclock = FALSE ; | |
501 for(lp = 0 ; lp < 1000 ; lp++){ | |
502 memcpy(&wk, &isdb_t_tune_read, sizeof(WBLOCK)); | |
503 wk.addr = addr; | |
504 val = i2c_read(regs, lock, &wk, 1); | |
505 if(((val & 0xFF) != 0XFF) && ((val & 0X8) != 8)){ | |
506 tmcclock = TRUE ; | |
507 break ; | |
508 } | |
509 } | |
510 if(tmcclock != TRUE){ | |
511 return -EIO ; | |
512 } | |
513 return 0 ; | |
514 } | |
9
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
515 int isdb_t_read_signal_strength(void __iomem *regs, struct mutex *lock, int addr) |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
516 { |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
517 __u32 val ; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
518 __u32 val2; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
519 __u32 val3; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
520 WBLOCK wk; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
521 |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
522 memcpy(&wk, &isdb_t_signal1, sizeof(WBLOCK)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
523 wk.addr = addr; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
524 val = i2c_read(regs, lock, &wk, 1); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
525 printk(KERN_INFO "CN(1)Val(%x)\n", val); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
526 |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
527 memcpy(&wk, &isdb_t_signal2, sizeof(WBLOCK)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
528 wk.addr = addr; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
529 val2 = i2c_read(regs, lock, &wk, 1); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
530 val3 = (((val << 8) & 0XFF00) | (val2 & 0XFF)); |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
531 return val3 ; |
07b2fc07ff48
updated to current driver to support signal strength.
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
0
diff
changeset
|
532 } |
0 | 533 #if 0 |
534 int isdb_t_tune(void __iomem *regs, struct mutex *lock, int addr, int channel, ISDB_T_TMCC *tmcc) | |
535 { | |
536 | |
537 int lp ; | |
538 int rc ; | |
539 int lp2 ; | |
540 WBLOCK wk; | |
541 __u32 val ; | |
542 | |
543 printk(KERN_INFO "Channel(%d) Start\n", channel); | |
544 if(channel >= MAX_ISDB_T_CHANNEL){ | |
545 return -EIO ; | |
546 } | |
547 rc = isdb_t_frequency(regs, lock, addr, channel); | |
548 if(rc < 0){ | |
549 return -EIO ; | |
550 } | |
551 for(lp = 0 ; lp < 100 ; lp++){ | |
552 memcpy(&wk, &isdb_t_tmcc_read_1, sizeof(WBLOCK)); | |
553 wk.addr = addr; | |
554 val = i2c_read(regs, lock, &wk, 4); | |
555 if((val & 0xFF) != 0){ | |
556 break ; | |
557 } | |
558 } | |
559 printk(KERN_INFO "TMCC(1)Val(%x)\n", val); | |
560 | |
561 for(lp = 0 ; lp < 100 ; lp++){ | |
562 memcpy(&wk, &isdb_t_tmcc_read_2, sizeof(WBLOCK)); | |
563 wk.addr = addr; | |
564 val = i2c_read(regs, lock, &wk, 4); | |
565 if((val & 0xFF) != 0){ | |
566 break ; | |
567 } | |
568 } | |
569 printk(KERN_INFO "TMCC(2)Val(%x)\n", val); | |
570 | |
571 memcpy(&wk, &isdb_t_cn_1, sizeof(WBLOCK)); | |
572 wk.addr = addr; | |
573 val = i2c_read(regs, lock, &wk, 1); | |
574 printk(KERN_INFO "CN(1)Val(%x)\n", val); | |
575 | |
576 memcpy(&wk, &isdb_t_cn_2, sizeof(WBLOCK)); | |
577 wk.addr = addr; | |
578 val = i2c_read(regs, lock, &wk, 1); | |
579 printk(KERN_INFO "CN(2)Val(%x)\n", val); | |
580 | |
581 memcpy(&wk, &isdb_t_agc_1, sizeof(WBLOCK)); | |
582 wk.addr = addr; | |
583 val = i2c_read(regs, lock, &wk, 1); | |
584 printk(KERN_INFO "AGC(1)Val(%x)\n", val); | |
585 | |
586 memcpy(&wk, &isdb_t_agc_2, sizeof(WBLOCK)); | |
587 wk.addr = addr; | |
588 val = i2c_read(regs, lock, &wk, 1); | |
589 printk(KERN_INFO "AGC(2)Val(%x)\n", val); | |
590 return 0; | |
591 } | |
592 #endif |