annotate driver/pt1_pci.h @ 147:17b4f7b5dccb default tip

- follow transponder migration of star channel 2 and 3 - add tentative 4k channels
author Yoshiki Yazawa <yaz@honeyplanet.jp>
date Mon, 28 May 2018 00:47:03 +0900
parents 1e7718cc2556
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
1 #ifndef __PT1_PCI_H__
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
2 #define __PT1_PCI_H__
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
3 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
4 /* PCIアドレス定義 */
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
5 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
6 #define FIFO_GO 0x04 // FIFO実行
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
7 #define FIFO_DONE 0x80 // FIFO 実行中ビット
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
8 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
9 /* PCIアドレス定義 */
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
10 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
11 #define FIFO_GO_ADDR 0x00 // FIFO 実行アドレス
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
12 #define FIFO_RESULT_ADDR 0x00 // FIFO 結果情報
64
98a92ce5382e added fake support code for PT2. the PT2 part is not expected to work. be careful!
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
13 #define CFG_REGS_ADDR 0x04
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
14 #define I2C_RESULT_ADDR 0x08 // I2C処理結果
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
15 #define FIFO_ADDR 0x10 // FIFOに書くアドレス
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
16 #define DMA_ADDR 0x14 // DMA設定に書くアドレス
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
17 #define TS_TEST_ENABLE_ADDR 0x08 //
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
18
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
19 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
20 /* DMAエラー定義 */
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
21 /***************************************************************************/
142
1e7718cc2556 use utf-8 instead of euc-jp
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 64
diff changeset
22 #define MICROPACKET_ERROR 1 // Micro Packetエラー
0
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
23 #define BIT_RAM_OVERFLOW (1 << 3) //
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
24 #define BIT_INITIATOR_ERROR (1 << 4) //
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
25 #define BIT_INITIATOR_WARNING (1 << 5) //
67e8eca28a80 initial import
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents:
diff changeset
26 #endif