annotate armv4l/simple_idct_armv6.S @ 4427:765df9cbb2b3 libavcodec

ARMv6 SIMD IDCT
author mru
date Sun, 28 Jan 2007 21:32:08 +0000
parents
children cab2986ffc0b
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
4427
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
1 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
2 * Simple IDCT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
3 *
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
4 * Copyright (c) 2001 Michael Niedermayer <michaelni@gmx.at>
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
5 * Copyright (c) 2007 Mans Rullgard <mru@inprovide.com>
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
6 *
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
7 * This file is part of FFmpeg.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
8 *
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
9 * FFmpeg is free software; you can redistribute it and/or
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
10 * modify it under the terms of the GNU Lesser General Public
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
11 * License as published by the Free Software Foundation; either
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
12 * version 2.1 of the License, or (at your option) any later version.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
13 *
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
14 * FFmpeg is distributed in the hope that it will be useful,
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
17 * Lesser General Public License for more details.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
18 *
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
19 * You should have received a copy of the GNU Lesser General Public
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
20 * License along with FFmpeg; if not, write to the Free Software
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
22 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
23
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
24 #define W1 22725 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
25 #define W2 21407 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
26 #define W3 19266 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
27 #define W4 16383 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
28 #define W5 12873 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
29 #define W6 8867 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
30 #define W7 4520 /* cos(i*M_PI/16)*sqrt(2)*(1<<14) + 0.5 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
31 #define ROW_SHIFT 11
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
32 #define COL_SHIFT 20
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
33
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
34 #define W13 (W1 | (W3 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
35 #define W26 (W2 | (W6 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
36 #define W42 (W4 | (W2 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
37 #define W42n (-W4&0xffff | (-W2 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
38 #define W46 (W4 | (W6 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
39 #define W57 (W5 | (W7 << 16))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
40
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
41 .text
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
42 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
43 w13: .long W13
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
44 w26: .long W26
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
45 w42: .long W42
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
46 w42n: .long W42n
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
47 w46: .long W46
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
48 w57: .long W57
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
49
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
50 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
51 Compute partial IDCT of single row.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
52 shift = left-shift amount
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
53 a1 = source address
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
54
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
55 Output in registers v1--v8
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
56 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
57 .macro idct_row shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
58 ldr a3, [a1] /* a3 = row[2,0] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
59 ldr ip, [pc, #(w42-.-8)] /* ip = W4 | (W2 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
60 ldr lr, [pc, #(w46-.-8)] /* lr = W4 | (W6 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
61 ldr a4, [a1, #8] /* a4 = row[3,1] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
62 mov a2, #(1<<(\shift-1))
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
63 smlad v1, a3, ip, a2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
64 smlsd v4, a3, ip, a2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
65 ldr ip, [pc, #(w13-.-8)] /* ip = W1 | (W3 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
66 ldr v7, [pc, #(w57-.-8)] /* v7 = W5 | (W7 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
67 smlad v2, a3, lr, a2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
68 smlsd v3, a3, lr, a2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
69
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
70 smuad v5, a4, ip /* v5 = B0 = W1*row[1] + W3*row[3] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
71 smusdx fp, a4, v7 /* fp = B3 = W7*row[1] - W5*row[3] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
72 ldr lr, [a1, #12] /* lr = row[7,5] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
73 pkhtb a3, ip, v7, asr #16 /* a4 = W7 | (W3 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
74 pkhbt a2, ip, v7, lsl #16 /* a2 = W1 | (W5 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
75 smlad v5, lr, v7, v5 /* B0 += W5*row[5] + W7*row[7] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
76 smusdx v7, a4, a2 /* v7 = B2 = W5*row[1] - W1*row[3] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
77 smusdx v6, a3, a4 /* v6 = -B1 = W7*row[3] - W3*row[1] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
78
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
79 smlad v7, lr, a3, v7 /* B2 += W7*row[5] + W3*row[7] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
80 ldr a3, [a1, #4] /* a3 = row[6,4] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
81 ldr a4, [pc, #(w42n-.-8)] /* a4 = -W4 | (-W2 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
82 smlsdx fp, lr, ip, fp /* B3 += W3*row[5] - W1*row[7] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
83 ldr ip, [pc, #(w46-.-8)] /* ip = W4 | (W6 << 16) */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
84 smlad v6, lr, a2, v6 /* B1 -= W1*row[5] + W5*row[7] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
85
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
86 smlad v2, a3, a4, v2 /* A1 += -W4*row[4] - W2*row[6] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
87 smlsd v3, a3, a4, v3 /* A2 += -W4*row[4] + W2*row[6] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
88 smlad v1, a3, ip, v1 /* A0 += W4*row[4] + W6*row[6] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
89 smlsd v4, a3, ip, v4 /* A3 += W4*row[4] - W6*row[6] */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
90 .endm
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
91
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
92 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
93 Compute final part of IDCT single row without shift.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
94 Input in registers v1--v8
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
95 Output in registers ip, v1--v3, lr, v5--v7
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
96 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
97 .macro idct_finish
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
98 add ip, v1, v5 /* a2 = A0 + B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
99 sub lr, v1, v5 /* a3 = A0 - B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
100 sub v1, v2, v6 /* a3 = A1 + B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
101 add v5, v2, v6 /* a3 = A1 - B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
102 add v2, v3, v7 /* a2 = A2 + B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
103 sub v6, v3, v7 /* a2 = A2 - B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
104 add v3, v4, fp /* a3 = A3 + B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
105 sub v7, v4, fp /* a3 = A3 - B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
106 .endm
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
107
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
108 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
109 Compute final part of IDCT single row.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
110 shift = right-shift amount
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
111 Input/output in registers v1--v8
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
112 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
113 .macro idct_finish_shift shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
114 add a4, v1, v5 /* a4 = A0 + B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
115 sub a3, v1, v5 /* a3 = A0 - B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
116 mov v1, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
117 mov v5, a3, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
118
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
119 sub a4, v2, v6 /* a4 = A1 + B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
120 add a3, v2, v6 /* a3 = A1 - B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
121 mov v2, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
122 mov v6, a3, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
123
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
124 add a4, v3, v7 /* a4 = A2 + B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
125 sub a3, v3, v7 /* a3 = A2 - B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
126 mov v3, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
127 mov v7, a3, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
128
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
129 add a4, v4, fp /* a4 = A3 + B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
130 sub a3, v4, fp /* a3 = A3 - B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
131 mov v4, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
132 mov fp, a3, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
133 .endm
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
134
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
135 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
136 Compute final part of IDCT single row, saturating results at 8 bits.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
137 shift = right-shift amount
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
138 Input/output in registers v1--v8
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
139 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
140 .macro idct_finish_shift_sat shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
141 add a4, v1, v5 /* a4 = A0 + B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
142 sub ip, v1, v5 /* ip = A0 - B0 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
143 usat v1, #8, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
144 usat v5, #8, ip, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
145
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
146 sub a4, v2, v6 /* a4 = A1 + B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
147 add ip, v2, v6 /* ip = A1 - B1 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
148 usat v2, #8, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
149 usat v6, #8, ip, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
150
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
151 add a4, v3, v7 /* a4 = A2 + B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
152 sub ip, v3, v7 /* ip = A2 - B2 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
153 usat v3, #8, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
154 usat v7, #8, ip, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
155
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
156 add a4, v4, fp /* a4 = A3 + B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
157 sub ip, v4, fp /* ip = A3 - B3 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
158 usat v4, #8, a4, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
159 usat fp, #8, ip, asr #\shift
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
160 .endm
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
161
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
162 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
163 Compute IDCT of single row, storing as column.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
164 a1 = source
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
165 a2 = dest
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
166 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
167 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
168 .func idct_row_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
169 idct_row_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
170 stmfd sp!, {a2, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
171
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
172 idct_row ROW_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
173 ldr a2, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
174 idct_finish_shift ROW_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
175
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
176 strh v1, [a2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
177 strh v2, [a2, #(16*2)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
178 strh v3, [a2, #(16*4)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
179 strh v4, [a2, #(16*6)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
180 strh fp, [a2, #(16*1)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
181 strh v7, [a2, #(16*3)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
182 strh v6, [a2, #(16*5)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
183 strh v5, [a2, #(16*7)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
184
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
185 ldr pc, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
186 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
187
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
188 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
189 Compute IDCT of single column, read as row.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
190 a1 = source
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
191 a2 = dest
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
192 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
193 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
194 .func idct_col_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
195 idct_col_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
196 stmfd sp!, {a2, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
197
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
198 idct_row COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
199 ldr a2, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
200 idct_finish_shift COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
201
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
202 strh v1, [a2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
203 strh v2, [a2, #(16*1)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
204 strh v3, [a2, #(16*2)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
205 strh v4, [a2, #(16*3)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
206 strh fp, [a2, #(16*4)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
207 strh v7, [a2, #(16*5)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
208 strh v6, [a2, #(16*6)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
209 strh v5, [a2, #(16*7)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
210
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
211 ldr pc, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
212 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
213
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
214 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
215 Compute IDCT of single column, read as row, store saturated 8-bit.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
216 a1 = source
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
217 a2 = dest
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
218 a3 = line size
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
219 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
220 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
221 .func idct_col_put_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
222 idct_col_put_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
223 stmfd sp!, {a2, a3, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
224
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
225 idct_row COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
226 ldmfd sp!, {a2, a3}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
227 idct_finish_shift_sat COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
228
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
229 strb v1, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
230 strb v2, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
231 strb v3, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
232 strb v4, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
233 strb fp, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
234 strb v7, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
235 strb v6, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
236 strb v5, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
237
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
238 sub a2, a2, a3, lsl #3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
239
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
240 ldr pc, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
241 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
242
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
243 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
244 Compute IDCT of single column, read as row, add/store saturated 8-bit.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
245 a1 = source
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
246 a2 = dest
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
247 a3 = line size
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
248 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
249 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
250 .func idct_col_add_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
251 idct_col_add_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
252 stmfd sp!, {a2, a3, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
253
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
254 idct_row COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
255 ldmfd sp!, {a2, a3}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
256 idct_finish
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
257
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
258 ldrb a4, [a2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
259 ldrb v4, [a2, a3]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
260 ldrb fp, [a2, a3, lsl #2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
261 add ip, a4, ip, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
262 usat ip, #8, ip
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
263 add v1, v4, v1, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
264 strb ip, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
265 ldrb ip, [a2, a3]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
266 usat v1, #8, v1
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
267 ldrb fp, [a2, a3, lsl #2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
268 add v2, ip, v2, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
269 usat v2, #8, v2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
270 strb v1, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
271 ldrb a4, [a2, a3]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
272 ldrb ip, [a2, a3, lsl #2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
273 strb v2, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
274 ldrb v4, [a2, a3]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
275 ldrb v1, [a2, a3, lsl #2]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
276 add v3, a4, v3, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
277 usat v3, #8, v3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
278 add v7, v4, v7, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
279 usat v7, #8, v7
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
280 add v6, fp, v6, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
281 usat v6, #8, v6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
282 add v5, ip, v5, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
283 usat v5, #8, v5
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
284 add lr, v1, lr, asr #COL_SHIFT
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
285 usat lr, #8, lr
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
286 strb v3, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
287 strb v7, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
288 strb v6, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
289 strb v5, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
290 strb lr, [a2], a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
291
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
292 sub a2, a2, a3, lsl #3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
293
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
294 ldr pc, [sp], #4
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
295 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
296
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
297 /*
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
298 Compute 8 IDCT row transforms.
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
299 func = IDCT row->col function
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
300 width = width of columns in bytes
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
301 */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
302 .macro idct_rows func width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
303 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
304 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
305 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
306 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
307 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
308 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
309 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
310 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
311 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
312 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
313 sub a1, a1, #(16*5)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
314 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
315 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
316 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
317 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
318 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
319 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
320 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
321 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
322 add a1, a1, #(16*2)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
323 add a2, a2, #\width
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
324 bl \func
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
325
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
326 sub a1, a1, #(16*7)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
327 .endm
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
328
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
329 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
330 .global ff_simple_idct_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
331 .func ff_simple_idct_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
332 /* void ff_simple_idct_armv6(DCTELEM *data); */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
333 ff_simple_idct_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
334 stmfd sp!, {v1, v2, v3, v4, v5, v6, v7, fp, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
335 sub sp, sp, #128
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
336
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
337 mov a2, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
338 idct_rows idct_row_armv6, 2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
339 mov a2, a1
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
340 mov a1, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
341 idct_rows idct_col_armv6, 2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
342
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
343 add sp, sp, #128
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
344 ldmfd sp!, {v1, v2, v3, v4, v5, v6, v7, fp, pc}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
345 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
346
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
347 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
348 .global ff_simple_idct_add_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
349 .func ff_simple_idct_add_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
350 /* ff_simple_idct_add_armv6(uint8_t *dest, int line_size, DCTELEM *data); */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
351 ff_simple_idct_add_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
352 stmfd sp!, {a1, a2, v1, v2, v3, v4, v5, v6, v7, fp, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
353 sub sp, sp, #128
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
354
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
355 mov a1, a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
356 mov a2, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
357 idct_rows idct_row_armv6, 2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
358 mov a1, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
359 ldr a2, [sp, #128]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
360 ldr a3, [sp, #(128+4)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
361 idct_rows idct_col_add_armv6, 1
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
362
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
363 add sp, sp, #(128+8)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
364 ldmfd sp!, {v1, v2, v3, v4, v5, v6, v7, fp, pc}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
365 .endfunc
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
366
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
367 .align
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
368 .global ff_simple_idct_put_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
369 .func ff_simple_idct_put_armv6
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
370 /* ff_simple_idct_put_armv6(uint8_t *dest, int line_size, DCTELEM *data); */
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
371 ff_simple_idct_put_armv6:
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
372 stmfd sp!, {a1, a2, v1, v2, v3, v4, v5, v6, v7, fp, lr}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
373 sub sp, sp, #128
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
374
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
375 mov a1, a3
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
376 mov a2, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
377 idct_rows idct_row_armv6, 2
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
378 mov a1, sp
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
379 ldr a2, [sp, #128]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
380 ldr a3, [sp, #(128+4)]
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
381 idct_rows idct_col_put_armv6, 1
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
382
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
383 add sp, sp, #(128+8)
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
384 ldmfd sp!, {v1, v2, v3, v4, v5, v6, v7, fp, pc}
765df9cbb2b3 ARMv6 SIMD IDCT
mru
parents:
diff changeset
385 .endfunc