annotate i386/mmx.h @ 2961:dc544c0e6220 libavcodec

remove unused variables
author mru
date Mon, 12 Dec 2005 01:42:06 +0000
parents e04773e8b253
children bfabfdf9ce55
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
1 /*
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
2 * mmx.h
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
3 * Copyright (C) 1997-2001 H. Dietz and R. Fisher
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
4 */
434
d34dde800cca * avoids double inclusion of this header
kabi
parents: 31
diff changeset
5 #ifndef AVCODEC_I386MMX_H
d34dde800cca * avoids double inclusion of this header
kabi
parents: 31
diff changeset
6 #define AVCODEC_I386MMX_H
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
7
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
8 #ifdef ARCH_X86_64
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
9 # define REG_a "rax"
2958
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
10 # define REG_b "rbx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
11 # define REG_c "rcx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
12 # define REG_d "rdx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
13 # define REG_D "rdi"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
14 # define REG_S "rsi"
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
15 #else
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
16 # define REG_a "eax"
2958
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
17 # define REG_b "ebx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
18 # define REG_c "ecx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
19 # define REG_d "edx"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
20 # define REG_D "edi"
e04773e8b253 Add the rest of missing Reg_* macros to support both AMD-64 style regs and IA32 regs.
gpoirier
parents: 2293
diff changeset
21 # define REG_S "esi"
2293
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
22 #endif
15cfba1b97b5 adapting existing mmx/mmx2/sse/3dnow optimizations so they work on x86_64 patch by (Aurelien Jacobs <aurel at gnuage dot org>)
michael
parents: 1971
diff changeset
23
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
24 /*
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
25 * The type of an value that fits in an MMX register (note that long
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
26 * long constant values MUST be suffixed by LL and unsigned long long
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
27 * values by ULL, lest they be truncated by the compiler)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
28 */
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
29
986e461dc072 Initial revision
glantau
parents:
diff changeset
30 typedef union {
986e461dc072 Initial revision
glantau
parents:
diff changeset
31 long long q; /* Quadword (64-bit) value */
986e461dc072 Initial revision
glantau
parents:
diff changeset
32 unsigned long long uq; /* Unsigned Quadword */
986e461dc072 Initial revision
glantau
parents:
diff changeset
33 int d[2]; /* 2 Doubleword (32-bit) values */
986e461dc072 Initial revision
glantau
parents:
diff changeset
34 unsigned int ud[2]; /* 2 Unsigned Doubleword */
986e461dc072 Initial revision
glantau
parents:
diff changeset
35 short w[4]; /* 4 Word (16-bit) values */
986e461dc072 Initial revision
glantau
parents:
diff changeset
36 unsigned short uw[4]; /* 4 Unsigned Word */
986e461dc072 Initial revision
glantau
parents:
diff changeset
37 char b[8]; /* 8 Byte (8-bit) values */
986e461dc072 Initial revision
glantau
parents:
diff changeset
38 unsigned char ub[8]; /* 8 Unsigned Byte */
986e461dc072 Initial revision
glantau
parents:
diff changeset
39 float s[2]; /* Single-precision (32-bit) value */
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
40 } mmx_t; /* On an 8-byte (64-bit) boundary */
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
41
986e461dc072 Initial revision
glantau
parents:
diff changeset
42
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
43 #define mmx_i2r(op,imm,reg) \
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
44 __asm__ __volatile__ (#op " %0, %%" #reg \
986e461dc072 Initial revision
glantau
parents:
diff changeset
45 : /* nothing */ \
986e461dc072 Initial revision
glantau
parents:
diff changeset
46 : "i" (imm) )
986e461dc072 Initial revision
glantau
parents:
diff changeset
47
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
48 #define mmx_m2r(op,mem,reg) \
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
49 __asm__ __volatile__ (#op " %0, %%" #reg \
986e461dc072 Initial revision
glantau
parents:
diff changeset
50 : /* nothing */ \
986e461dc072 Initial revision
glantau
parents:
diff changeset
51 : "m" (mem))
986e461dc072 Initial revision
glantau
parents:
diff changeset
52
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
53 #define mmx_r2m(op,reg,mem) \
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
54 __asm__ __volatile__ (#op " %%" #reg ", %0" \
986e461dc072 Initial revision
glantau
parents:
diff changeset
55 : "=m" (mem) \
986e461dc072 Initial revision
glantau
parents:
diff changeset
56 : /* nothing */ )
986e461dc072 Initial revision
glantau
parents:
diff changeset
57
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
58 #define mmx_r2r(op,regs,regd) \
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
59 __asm__ __volatile__ (#op " %" #regs ", %" #regd)
986e461dc072 Initial revision
glantau
parents:
diff changeset
60
986e461dc072 Initial revision
glantau
parents:
diff changeset
61
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
62 #define emms() __asm__ __volatile__ ("emms")
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
63
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
64 #define movd_m2r(var,reg) mmx_m2r (movd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
65 #define movd_r2m(reg,var) mmx_r2m (movd, reg, var)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
66 #define movd_r2r(regs,regd) mmx_r2r (movd, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
67
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
68 #define movq_m2r(var,reg) mmx_m2r (movq, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
69 #define movq_r2m(reg,var) mmx_r2m (movq, reg, var)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
70 #define movq_r2r(regs,regd) mmx_r2r (movq, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
71
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
72 #define packssdw_m2r(var,reg) mmx_m2r (packssdw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
73 #define packssdw_r2r(regs,regd) mmx_r2r (packssdw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
74 #define packsswb_m2r(var,reg) mmx_m2r (packsswb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
75 #define packsswb_r2r(regs,regd) mmx_r2r (packsswb, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
76
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
77 #define packuswb_m2r(var,reg) mmx_m2r (packuswb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
78 #define packuswb_r2r(regs,regd) mmx_r2r (packuswb, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
79
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
80 #define paddb_m2r(var,reg) mmx_m2r (paddb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
81 #define paddb_r2r(regs,regd) mmx_r2r (paddb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
82 #define paddd_m2r(var,reg) mmx_m2r (paddd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
83 #define paddd_r2r(regs,regd) mmx_r2r (paddd, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
84 #define paddw_m2r(var,reg) mmx_m2r (paddw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
85 #define paddw_r2r(regs,regd) mmx_r2r (paddw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
86
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
87 #define paddsb_m2r(var,reg) mmx_m2r (paddsb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
88 #define paddsb_r2r(regs,regd) mmx_r2r (paddsb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
89 #define paddsw_m2r(var,reg) mmx_m2r (paddsw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
90 #define paddsw_r2r(regs,regd) mmx_r2r (paddsw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
91
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
92 #define paddusb_m2r(var,reg) mmx_m2r (paddusb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
93 #define paddusb_r2r(regs,regd) mmx_r2r (paddusb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
94 #define paddusw_m2r(var,reg) mmx_m2r (paddusw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
95 #define paddusw_r2r(regs,regd) mmx_r2r (paddusw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
96
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
97 #define pand_m2r(var,reg) mmx_m2r (pand, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
98 #define pand_r2r(regs,regd) mmx_r2r (pand, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
99
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
100 #define pandn_m2r(var,reg) mmx_m2r (pandn, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
101 #define pandn_r2r(regs,regd) mmx_r2r (pandn, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
102
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
103 #define pcmpeqb_m2r(var,reg) mmx_m2r (pcmpeqb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
104 #define pcmpeqb_r2r(regs,regd) mmx_r2r (pcmpeqb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
105 #define pcmpeqd_m2r(var,reg) mmx_m2r (pcmpeqd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
106 #define pcmpeqd_r2r(regs,regd) mmx_r2r (pcmpeqd, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
107 #define pcmpeqw_m2r(var,reg) mmx_m2r (pcmpeqw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
108 #define pcmpeqw_r2r(regs,regd) mmx_r2r (pcmpeqw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
109
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
110 #define pcmpgtb_m2r(var,reg) mmx_m2r (pcmpgtb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
111 #define pcmpgtb_r2r(regs,regd) mmx_r2r (pcmpgtb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
112 #define pcmpgtd_m2r(var,reg) mmx_m2r (pcmpgtd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
113 #define pcmpgtd_r2r(regs,regd) mmx_r2r (pcmpgtd, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
114 #define pcmpgtw_m2r(var,reg) mmx_m2r (pcmpgtw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
115 #define pcmpgtw_r2r(regs,regd) mmx_r2r (pcmpgtw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
116
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
117 #define pmaddwd_m2r(var,reg) mmx_m2r (pmaddwd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
118 #define pmaddwd_r2r(regs,regd) mmx_r2r (pmaddwd, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
119
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
120 #define pmulhw_m2r(var,reg) mmx_m2r (pmulhw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
121 #define pmulhw_r2r(regs,regd) mmx_r2r (pmulhw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
122
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
123 #define pmullw_m2r(var,reg) mmx_m2r (pmullw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
124 #define pmullw_r2r(regs,regd) mmx_r2r (pmullw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
125
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
126 #define por_m2r(var,reg) mmx_m2r (por, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
127 #define por_r2r(regs,regd) mmx_r2r (por, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
128
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
129 #define pslld_i2r(imm,reg) mmx_i2r (pslld, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
130 #define pslld_m2r(var,reg) mmx_m2r (pslld, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
131 #define pslld_r2r(regs,regd) mmx_r2r (pslld, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
132 #define psllq_i2r(imm,reg) mmx_i2r (psllq, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
133 #define psllq_m2r(var,reg) mmx_m2r (psllq, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
134 #define psllq_r2r(regs,regd) mmx_r2r (psllq, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
135 #define psllw_i2r(imm,reg) mmx_i2r (psllw, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
136 #define psllw_m2r(var,reg) mmx_m2r (psllw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
137 #define psllw_r2r(regs,regd) mmx_r2r (psllw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
138
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
139 #define psrad_i2r(imm,reg) mmx_i2r (psrad, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
140 #define psrad_m2r(var,reg) mmx_m2r (psrad, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
141 #define psrad_r2r(regs,regd) mmx_r2r (psrad, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
142 #define psraw_i2r(imm,reg) mmx_i2r (psraw, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
143 #define psraw_m2r(var,reg) mmx_m2r (psraw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
144 #define psraw_r2r(regs,regd) mmx_r2r (psraw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
145
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
146 #define psrld_i2r(imm,reg) mmx_i2r (psrld, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
147 #define psrld_m2r(var,reg) mmx_m2r (psrld, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
148 #define psrld_r2r(regs,regd) mmx_r2r (psrld, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
149 #define psrlq_i2r(imm,reg) mmx_i2r (psrlq, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
150 #define psrlq_m2r(var,reg) mmx_m2r (psrlq, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
151 #define psrlq_r2r(regs,regd) mmx_r2r (psrlq, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
152 #define psrlw_i2r(imm,reg) mmx_i2r (psrlw, imm, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
153 #define psrlw_m2r(var,reg) mmx_m2r (psrlw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
154 #define psrlw_r2r(regs,regd) mmx_r2r (psrlw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
155
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
156 #define psubb_m2r(var,reg) mmx_m2r (psubb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
157 #define psubb_r2r(regs,regd) mmx_r2r (psubb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
158 #define psubd_m2r(var,reg) mmx_m2r (psubd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
159 #define psubd_r2r(regs,regd) mmx_r2r (psubd, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
160 #define psubw_m2r(var,reg) mmx_m2r (psubw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
161 #define psubw_r2r(regs,regd) mmx_r2r (psubw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
162
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
163 #define psubsb_m2r(var,reg) mmx_m2r (psubsb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
164 #define psubsb_r2r(regs,regd) mmx_r2r (psubsb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
165 #define psubsw_m2r(var,reg) mmx_m2r (psubsw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
166 #define psubsw_r2r(regs,regd) mmx_r2r (psubsw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
167
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
168 #define psubusb_m2r(var,reg) mmx_m2r (psubusb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
169 #define psubusb_r2r(regs,regd) mmx_r2r (psubusb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
170 #define psubusw_m2r(var,reg) mmx_m2r (psubusw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
171 #define psubusw_r2r(regs,regd) mmx_r2r (psubusw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
172
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
173 #define punpckhbw_m2r(var,reg) mmx_m2r (punpckhbw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
174 #define punpckhbw_r2r(regs,regd) mmx_r2r (punpckhbw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
175 #define punpckhdq_m2r(var,reg) mmx_m2r (punpckhdq, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
176 #define punpckhdq_r2r(regs,regd) mmx_r2r (punpckhdq, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
177 #define punpckhwd_m2r(var,reg) mmx_m2r (punpckhwd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
178 #define punpckhwd_r2r(regs,regd) mmx_r2r (punpckhwd, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
179
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
180 #define punpcklbw_m2r(var,reg) mmx_m2r (punpcklbw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
181 #define punpcklbw_r2r(regs,regd) mmx_r2r (punpcklbw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
182 #define punpckldq_m2r(var,reg) mmx_m2r (punpckldq, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
183 #define punpckldq_r2r(regs,regd) mmx_r2r (punpckldq, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
184 #define punpcklwd_m2r(var,reg) mmx_m2r (punpcklwd, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
185 #define punpcklwd_r2r(regs,regd) mmx_r2r (punpcklwd, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
186
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
187 #define pxor_m2r(var,reg) mmx_m2r (pxor, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
188 #define pxor_r2r(regs,regd) mmx_r2r (pxor, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
189
986e461dc072 Initial revision
glantau
parents:
diff changeset
190
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
191 /* 3DNOW extensions */
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
192
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
193 #define pavgusb_m2r(var,reg) mmx_m2r (pavgusb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
194 #define pavgusb_r2r(regs,regd) mmx_r2r (pavgusb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
195
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
196
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
197 /* AMD MMX extensions - also available in intel SSE */
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
198
986e461dc072 Initial revision
glantau
parents:
diff changeset
199
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
200 #define mmx_m2ri(op,mem,reg,imm) \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
201 __asm__ __volatile__ (#op " %1, %0, %%" #reg \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
202 : /* nothing */ \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
203 : "X" (mem), "X" (imm))
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
204 #define mmx_r2ri(op,regs,regd,imm) \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
205 __asm__ __volatile__ (#op " %0, %%" #regs ", %%" #regd \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
206 : /* nothing */ \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
207 : "X" (imm) )
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
208
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
209 #define mmx_fetch(mem,hint) \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
210 __asm__ __volatile__ ("prefetch" #hint " %0" \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
211 : /* nothing */ \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
212 : "X" (mem))
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
213
986e461dc072 Initial revision
glantau
parents:
diff changeset
214
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
215 #define maskmovq(regs,maskreg) mmx_r2ri (maskmovq, regs, maskreg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
216
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
217 #define movntq_r2m(mmreg,var) mmx_r2m (movntq, mmreg, var)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
218
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
219 #define pavgb_m2r(var,reg) mmx_m2r (pavgb, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
220 #define pavgb_r2r(regs,regd) mmx_r2r (pavgb, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
221 #define pavgw_m2r(var,reg) mmx_m2r (pavgw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
222 #define pavgw_r2r(regs,regd) mmx_r2r (pavgw, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
223
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
224 #define pextrw_r2r(mmreg,reg,imm) mmx_r2ri (pextrw, mmreg, reg, imm)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
225
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
226 #define pinsrw_r2r(reg,mmreg,imm) mmx_r2ri (pinsrw, reg, mmreg, imm)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
227
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
228 #define pmaxsw_m2r(var,reg) mmx_m2r (pmaxsw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
229 #define pmaxsw_r2r(regs,regd) mmx_r2r (pmaxsw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
230
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
231 #define pmaxub_m2r(var,reg) mmx_m2r (pmaxub, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
232 #define pmaxub_r2r(regs,regd) mmx_r2r (pmaxub, regs, regd)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
233
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
234 #define pminsw_m2r(var,reg) mmx_m2r (pminsw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
235 #define pminsw_r2r(regs,regd) mmx_r2r (pminsw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
236
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
237 #define pminub_m2r(var,reg) mmx_m2r (pminub, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
238 #define pminub_r2r(regs,regd) mmx_r2r (pminub, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
239
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
240 #define pmovmskb(mmreg,reg) \
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
241 __asm__ __volatile__ ("movmskps %" #mmreg ", %" #reg)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
242
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
243 #define pmulhuw_m2r(var,reg) mmx_m2r (pmulhuw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
244 #define pmulhuw_r2r(regs,regd) mmx_r2r (pmulhuw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
245
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
246 #define prefetcht0(mem) mmx_fetch (mem, t0)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
247 #define prefetcht1(mem) mmx_fetch (mem, t1)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
248 #define prefetcht2(mem) mmx_fetch (mem, t2)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
249 #define prefetchnta(mem) mmx_fetch (mem, nta)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
250
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
251 #define psadbw_m2r(var,reg) mmx_m2r (psadbw, var, reg)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
252 #define psadbw_r2r(regs,regd) mmx_r2r (psadbw, regs, regd)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
253
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
254 #define pshufw_m2r(var,reg,imm) mmx_m2ri(pshufw, var, reg, imm)
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
255 #define pshufw_r2r(regs,regd,imm) mmx_r2ri(pshufw, regs, regd, imm)
0
986e461dc072 Initial revision
glantau
parents:
diff changeset
256
31
e4b7c3e5e527 updated mmx macros
glantau
parents: 0
diff changeset
257 #define sfence() __asm__ __volatile__ ("sfence\n\t")
434
d34dde800cca * avoids double inclusion of this header
kabi
parents: 31
diff changeset
258
1971
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
259 /* SSE2 */
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
260 #define pshufhw_m2r(var,reg,imm) mmx_m2ri(pshufhw, var, reg, imm)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
261 #define pshufhw_r2r(regs,regd,imm) mmx_r2ri(pshufhw, regs, regd, imm)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
262 #define pshuflw_m2r(var,reg,imm) mmx_m2ri(pshuflw, var, reg, imm)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
263 #define pshuflw_r2r(regs,regd,imm) mmx_r2ri(pshuflw, regs, regd, imm)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
264
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
265 #define pshufd_r2r(regs,regd,imm) mmx_r2ri(pshufd, regs, regd, imm)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
266
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
267 #define movdqa_m2r(var,reg) mmx_m2r (movdqa, var, reg)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
268 #define movdqa_r2m(reg,var) mmx_r2m (movdqa, reg, var)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
269 #define movdqa_r2r(regs,regd) mmx_r2r (movdqa, regs, regd)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
270 #define movdqu_m2r(var,reg) mmx_m2r (movdqu, var, reg)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
271 #define movdqu_r2m(reg,var) mmx_r2m (movdqu, reg, var)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
272 #define movdqu_r2r(regs,regd) mmx_r2r (movdqu, regs, regd)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
273
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
274 #define pmullw_r2m(reg,var) mmx_r2m (pmullw, reg, var)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
275
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
276 #define pslldq_i2r(imm,reg) mmx_i2r (pslldq, imm, reg)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
277 #define psrldq_i2r(imm,reg) mmx_i2r (psrldq, imm, reg)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
278
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
279 #define punpcklqdq_r2r(regs,regd) mmx_r2r (punpcklqdq, regs, regd)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
280 #define punpckhqdq_r2r(regs,regd) mmx_r2r (punpckhqdq, regs, regd)
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
281
39f2ba94e09b add selected SSE2 ASM macros
melanson
parents: 434
diff changeset
282
434
d34dde800cca * avoids double inclusion of this header
kabi
parents: 31
diff changeset
283 #endif /* AVCODEC_I386MMX_H */