Mercurial > libavcodec.hg
annotate x86/cpuid.c @ 12197:fbf4d5b1b664 libavcodec
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
regular MMX code. Examples of this are the Core1 CPU. Instead, set a new flag,
FF_MM_SSE2/3SLOW, which can be checked for particular SSE2/3 functions that
have been checked specifically on such CPUs and are actually faster than
their MMX counterparts.
In addition, use this flag to enable particular VP8 and LPC SSE2 functions
that are faster than their MMX counterparts.
Based on a patch by Loren Merritt <lorenm AT u washington edu>.
author | rbultje |
---|---|
date | Mon, 19 Jul 2010 22:38:23 +0000 |
parents | 7f594601d5e9 |
children | a5ddb39627fd |
rev | line source |
---|---|
8430 | 1 /* |
2 * CPU detection code, extracted from mmx.h | |
3 * (c)1997-99 by H. Dietz and R. Fisher | |
4 * Converted to C and improved by Fabrice Bellard. | |
5 * | |
6 * This file is part of FFmpeg. | |
7 * | |
8 * FFmpeg is free software; you can redistribute it and/or | |
9 * modify it under the terms of the GNU Lesser General Public | |
10 * License as published by the Free Software Foundation; either | |
11 * version 2.1 of the License, or (at your option) any later version. | |
12 * | |
13 * FFmpeg is distributed in the hope that it will be useful, | |
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
16 * Lesser General Public License for more details. | |
17 * | |
18 * You should have received a copy of the GNU Lesser General Public | |
19 * License along with FFmpeg; if not, write to the Free Software | |
20 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA | |
21 */ | |
22 | |
23 #include <stdlib.h> | |
24 #include "libavutil/x86_cpu.h" | |
25 #include "libavcodec/dsputil.h" | |
26 | |
27 #undef printf | |
28 | |
29 /* ebx saving is necessary for PIC. gcc seems unable to see it alone */ | |
30 #define cpuid(index,eax,ebx,ecx,edx)\ | |
31 __asm__ volatile\ | |
32 ("mov %%"REG_b", %%"REG_S"\n\t"\ | |
33 "cpuid\n\t"\ | |
34 "xchg %%"REG_b", %%"REG_S\ | |
35 : "=a" (eax), "=S" (ebx),\ | |
36 "=c" (ecx), "=d" (edx)\ | |
37 : "0" (index)); | |
38 | |
39 /* Function to test if multimedia instructions are supported... */ | |
40 int mm_support(void) | |
41 { | |
42 int rval = 0; | |
43 int eax, ebx, ecx, edx; | |
44 int max_std_level, max_ext_level, std_caps=0, ext_caps=0; | |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
45 int family=0, model=0; |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
46 union { int i[3]; char c[12]; } vendor; |
9015
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
47 |
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
48 #if ARCH_X86_32 |
8430 | 49 x86_reg a, c; |
50 __asm__ volatile ( | |
51 /* See if CPUID instruction is supported ... */ | |
52 /* ... Get copies of EFLAGS into eax and ecx */ | |
9015
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
53 "pushfl\n\t" |
8430 | 54 "pop %0\n\t" |
55 "mov %0, %1\n\t" | |
56 | |
57 /* ... Toggle the ID bit in one copy and store */ | |
58 /* to the EFLAGS reg */ | |
59 "xor $0x200000, %0\n\t" | |
60 "push %0\n\t" | |
9015
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
61 "popfl\n\t" |
8430 | 62 |
63 /* ... Get the (hopefully modified) EFLAGS */ | |
9015
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
64 "pushfl\n\t" |
8430 | 65 "pop %0\n\t" |
66 : "=a" (a), "=c" (c) | |
67 : | |
68 : "cc" | |
69 ); | |
70 | |
71 if (a == c) | |
72 return 0; /* CPUID not supported */ | |
9015
a50419dcda53
Remove CPUID availability check on AMD64 as it's architectural.
zuxy
parents:
8590
diff
changeset
|
73 #endif |
8430 | 74 |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
75 cpuid(0, max_std_level, vendor.i[0], vendor.i[2], vendor.i[1]); |
8430 | 76 |
77 if(max_std_level >= 1){ | |
78 cpuid(1, eax, ebx, ecx, std_caps); | |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
79 family = ((eax>>8)&0xf) + ((eax>>20)&0xff); |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
80 model = ((eax>>4)&0xf) + ((eax>>12)&0xf0); |
8430 | 81 if (std_caps & (1<<23)) |
82 rval |= FF_MM_MMX; | |
83 if (std_caps & (1<<25)) | |
9342
7f594601d5e9
Rename FF_MM_MMXEXT to FF_MM_MMX2, for both clarity and consistency
stefano
parents:
9329
diff
changeset
|
84 rval |= FF_MM_MMX2 |
8590 | 85 #if HAVE_SSE |
8430 | 86 | FF_MM_SSE; |
87 if (std_caps & (1<<26)) | |
88 rval |= FF_MM_SSE2; | |
89 if (ecx & 1) | |
90 rval |= FF_MM_SSE3; | |
91 if (ecx & 0x00000200 ) | |
9329 | 92 rval |= FF_MM_SSSE3; |
93 if (ecx & 0x00080000 ) | |
94 rval |= FF_MM_SSE4; | |
95 if (ecx & 0x00100000 ) | |
96 rval |= FF_MM_SSE42; | |
8430 | 97 #endif |
98 ; | |
99 } | |
100 | |
101 cpuid(0x80000000, max_ext_level, ebx, ecx, edx); | |
102 | |
103 if(max_ext_level >= 0x80000001){ | |
104 cpuid(0x80000001, eax, ebx, ecx, ext_caps); | |
105 if (ext_caps & (1<<31)) | |
106 rval |= FF_MM_3DNOW; | |
107 if (ext_caps & (1<<30)) | |
108 rval |= FF_MM_3DNOWEXT; | |
109 if (ext_caps & (1<<23)) | |
110 rval |= FF_MM_MMX; | |
111 if (ext_caps & (1<<22)) | |
9342
7f594601d5e9
Rename FF_MM_MMXEXT to FF_MM_MMX2, for both clarity and consistency
stefano
parents:
9329
diff
changeset
|
112 rval |= FF_MM_MMX2; |
8430 | 113 } |
114 | |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
115 if (!strncmp(vendor.c, "GenuineIntel", 12) && |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
116 family == 6 && (model == 9 || model == 13 || model == 14)) { |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
117 /* 6/9 (pentium-m "banias"), 6/13 (pentium-m "dothan"), and 6/14 (core1 "yonah") |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
118 * theoretically support sse2, but it's usually slower than mmx, |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
119 * so let's just pretend they don't. */ |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
120 if (rval & FF_MM_SSE2) rval ^= FF_MM_SSE2SLOW|FF_MM_SSE2; |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
121 if (rval & FF_MM_SSE3) rval ^= FF_MM_SSE3SLOW|FF_MM_SSE3; |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
122 } |
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
123 |
8430 | 124 #if 0 |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
125 av_log(NULL, AV_LOG_DEBUG, "%s%s%s%s%s%s%s%s%s%s%s%s\n", |
8430 | 126 (rval&FF_MM_MMX) ? "MMX ":"", |
9342
7f594601d5e9
Rename FF_MM_MMXEXT to FF_MM_MMX2, for both clarity and consistency
stefano
parents:
9329
diff
changeset
|
127 (rval&FF_MM_MMX2) ? "MMX2 ":"", |
8430 | 128 (rval&FF_MM_SSE) ? "SSE ":"", |
129 (rval&FF_MM_SSE2) ? "SSE2 ":"", | |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
130 (rval&FF_MM_SSE2SLOW) ? "SSE2(slow) ":"", |
8430 | 131 (rval&FF_MM_SSE3) ? "SSE3 ":"", |
12197
fbf4d5b1b664
Remove FF_MM_SSE2/3 flags for CPUs where this is generally not faster than
rbultje
parents:
9342
diff
changeset
|
132 (rval&FF_MM_SSE3SLOW) ? "SSE3(slow) ":"", |
8430 | 133 (rval&FF_MM_SSSE3) ? "SSSE3 ":"", |
9329 | 134 (rval&FF_MM_SSE4) ? "SSE4.1 ":"", |
135 (rval&FF_MM_SSE42) ? "SSE4.2 ":"", | |
8430 | 136 (rval&FF_MM_3DNOW) ? "3DNow ":"", |
137 (rval&FF_MM_3DNOWEXT) ? "3DNowExt ":""); | |
138 #endif | |
139 return rval; | |
140 } | |
141 | |
142 #ifdef TEST | |
143 int main ( void ) | |
144 { | |
145 int mm_flags; | |
146 mm_flags = mm_support(); | |
147 printf("mm_support = 0x%08X\n",mm_flags); | |
148 return 0; | |
149 } | |
150 #endif |