annotate Makefile.in @ 18:dc3aa0bf24c0

moved to mpris access
author Yoshiki Yazawa <yaz@honeyplanet.jp>
date Sat, 04 Oct 2008 04:19:46 +0900
parents 8d4d17a528ef
children fbad40babe88
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
18
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
1 TARGET = pidgin-audacious3.so
0
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
2 PIDGIN_CFLAGS = @PIDGIN_CFLAGS@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
3 AUD_CFLAGS = @AUD_CFLAGS@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
4 DBUS_GLIB_CFLAGS = @DBUS_GLIB_CFLAGS@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
5 CFLAGS = -fPIC -shared -Wall $(PIDGIN_CFLAGS) $(AUD_CFLAGS) $(DBUS_GLIB_CFLAGS)
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
6
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
7 AUD_LIBS = @AUD_LIBS@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
8 AUD_LIB_DIR = @AUD_LIB_DIR@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
9 DBUS_GLIB_LIBS = @DBUS_GLIB_LIBS@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
10 DBUS_GLIB_LIB_DIR = @DBUS_GLIB_LIB_DIR@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
11 LDFLAGS = $(AUD_LIBS) $(DBUS_GLIB_LIBS)
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
12
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
13 PIDGIN_LIB_DIR = @PIDGIN_LIB_DIR@
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
14
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
15
18
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
16 default: $(TARGET)
0
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
17
18
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
18 $(TARGET): pidgin-audacious.c
0
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
19 gcc -o $@ $< $(CFLAGS) $(LDFLAGS) -g -Wl,-rpath=$(AUD_LIB_DIR)
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
20
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
21
18
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
22 install: $(TARGET)
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
23 install -m 755 $(TARGET) $(PIDGIN_LIB_DIR)/pidgin
0
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
24
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
25
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
26 clean:
18
dc3aa0bf24c0 moved to mpris access
Yoshiki Yazawa <yaz@honeyplanet.jp>
parents: 0
diff changeset
27 rm -f $(TARGET)
0
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
28
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
29
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
30 distclean: clean
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
31 rm -f Makefile config.log config.status *~
8d4d17a528ef initial import
Yoshiki Yazawa <yaz@cc.rim.or.jp>
parents:
diff changeset
32 rm -rf autom4te.cache