annotate cpudetect.c @ 4314:7fae2ec7c968

FreeBSD need this to compile after last changes
author nexus
date Wed, 23 Jan 2002 13:57:43 +0000
parents ca9cc0aaacc7
children 35ed5387b804
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
1 #include "config.h"
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
2 #include "cpudetect.h"
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
3
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
4 CpuCaps gCpuCaps;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
5
3837
6659db99f200 warning fix
pl
parents: 3700
diff changeset
6 #ifdef HAVE_MALLOC_H
6659db99f200 warning fix
pl
parents: 3700
diff changeset
7 #include <malloc.h>
6659db99f200 warning fix
pl
parents: 3700
diff changeset
8 #endif
6659db99f200 warning fix
pl
parents: 3700
diff changeset
9 #include <stdlib.h>
6659db99f200 warning fix
pl
parents: 3700
diff changeset
10
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
11 #ifdef ARCH_X86
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
12
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
13 #include <stdio.h>
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
14
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
15 #ifdef __FreeBSD__
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
16 #include <sys/types.h>
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
17 #include <sys/sysctl.h>
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
18 #endif
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
19
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
20 #ifdef __linux__
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
21 #include <signal.h>
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
22 #endif
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
23
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
24 //#define X86_FXSR_MAGIC
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
25 /* Thanks to the FreeBSD project for some of this cpuid code, and
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
26 * help understanding how to use it. Thanks to the Mesa
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
27 * team for SSE support detection and more cpu detect code.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
28 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
29
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
30 /* I believe this code works. However, it has only been used on a PII and PIII */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
31
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
32 static void check_os_katmai_support( void );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
33
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
34 #if 1
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
35 // return TRUE if cpuid supported
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
36 static int has_cpuid()
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
37 {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
38 int a, c;
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
39
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
40 // code from libavcodec:
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
41 __asm__ __volatile__ (
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
42 /* See if CPUID instruction is supported ... */
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
43 /* ... Get copies of EFLAGS into eax and ecx */
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
44 "pushf\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
45 "popl %0\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
46 "movl %0, %1\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
47
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
48 /* ... Toggle the ID bit in one copy and store */
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
49 /* to the EFLAGS reg */
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
50 "xorl $0x200000, %0\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
51 "push %0\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
52 "popf\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
53
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
54 /* ... Get the (hopefully modified) EFLAGS */
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
55 "pushf\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
56 "popl %0\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
57 : "=a" (a), "=c" (c)
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
58 :
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
59 : "cc"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
60 );
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
61
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
62 return (a!=c);
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
63 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
64 #endif
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
65
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
66 static void
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
67 do_cpuid(unsigned int ax, unsigned int *p)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
68 {
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
69 #if 0
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
70 __asm __volatile(
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
71 "cpuid;"
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
72 : "=a" (p[0]), "=b" (p[1]), "=c" (p[2]), "=d" (p[3])
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
73 : "0" (ax)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
74 );
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
75 #else
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
76 // code from libavcodec:
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
77 __asm __volatile
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
78 ("movl %%ebx, %%esi\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
79 "cpuid\n\t"
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
80 "xchgl %%ebx, %%esi"
3403
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
81 : "=a" (p[0]), "=S" (p[1]),
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
82 "=c" (p[2]), "=d" (p[3])
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
83 : "0" (ax));
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
84 #endif
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
85
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
86 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
87
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
88 void GetCpuCaps( CpuCaps *caps)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
89 {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
90 unsigned int regs[4];
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
91 unsigned int regs2[4];
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
92
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
93 caps->isX86=1;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
94
3700
91f801a94a59 memset is more portable than bzero ("BSD"ism)
pl
parents: 3403
diff changeset
95 memset(caps, 0, sizeof(*caps));
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
96 if (!has_cpuid()) {
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
97 printf("CPUID not supported!???\n");
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
98 return;
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
99 }
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
100 do_cpuid(0x00000000, regs); // get _max_ cpuid level and vendor name
3837
6659db99f200 warning fix
pl
parents: 3700
diff changeset
101 printf("CPU vendor name: %.4s%.4s%.4s max cpuid level: %d\n",
6659db99f200 warning fix
pl
parents: 3700
diff changeset
102 (char*) (regs+1),(char*) (regs+3),(char*) (regs+2), regs[0]);
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
103 if (regs[0]>=0x00000001)
2280
b318387bfeda amd fix
pontscho
parents: 2272
diff changeset
104 {
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
105 char *tmpstr;
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
106
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
107 do_cpuid(0x00000001, regs2);
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
108
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
109 tmpstr=GetCpuFriendlyName(regs, regs2);
3403
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
110 printf("CPU: %s ",tmpstr);
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
111 free(tmpstr);
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
112
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
113 caps->cpuType=(regs2[0] >> 8)&0xf;
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
114 if(caps->cpuType==0xf){
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
115 // use extended family (P4, IA64)
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
116 caps->cpuType=8+((regs2[0]>>20)&255);
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
117 }
3403
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
118 caps->cpuStepping=regs2[0] & 0xf;
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
119 printf("(Type: %d, Stepping: %d)\n",
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
120 caps->cpuType, caps->cpuStepping);
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
121
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
122 // general feature flags:
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
123 caps->hasMMX = (regs2[3] & (1 << 23 )) >> 23; // 0x0800000
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
124 caps->hasSSE = (regs2[3] & (1 << 25 )) >> 25; // 0x2000000
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
125 caps->hasSSE2 = (regs2[3] & (1 << 26 )) >> 26; // 0x4000000
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
126 caps->hasMMX2 = caps->hasSSE; // SSE cpus supports mmxext too
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
127 }
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
128 do_cpuid(0x80000000, regs);
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
129 if (regs[0]>=0x80000001) {
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
130 printf("extended cpuid-level: %d\n",regs[0]&0x7FFFFFFF);
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
131 do_cpuid(0x80000001, regs2);
3840
4ff660150386 Intel P4 support
arpi
parents: 3837
diff changeset
132 caps->hasMMX |= (regs2[3] & (1 << 23 )) >> 23; // 0x0800000
4ff660150386 Intel P4 support
arpi
parents: 3837
diff changeset
133 caps->hasMMX2 |= (regs2[3] & (1 << 22 )) >> 22; // 0x400000
2288
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
134 caps->has3DNow = (regs2[3] & (1 << 31 )) >> 31; //0x80000000
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
135 caps->has3DNowExt = (regs2[3] & (1 << 30 )) >> 30;
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
136 }
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
137 #if 0
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
138 printf("cpudetect: MMX=%d MMX2=%d SSE=%d SSE2=%d 3DNow=%d 3DNowExt=%d\n",
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
139 gCpuCaps.hasMMX,
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
140 gCpuCaps.hasMMX2,
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
141 gCpuCaps.hasSSE,
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
142 gCpuCaps.hasSSE2,
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
143 gCpuCaps.has3DNow,
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
144 gCpuCaps.has3DNowExt );
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
145 #endif
dac462a0ac8c final fix?
arpi
parents: 2284
diff changeset
146
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
147 /* FIXME: Does SSE2 need more OS support, too? */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
148 #if defined(__linux__) || defined(__FreeBSD__)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
149 if (caps->hasSSE)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
150 check_os_katmai_support();
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
151 if (!caps->hasSSE)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
152 caps->hasSSE2 = 0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
153 #else
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
154 caps->hasSSE=0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
155 caps->hasSSE2 = 0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
156 #endif
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
157 // caps->has3DNow=1;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
158 // caps->hasMMX2 = 0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
159 // caps->hasMMX = 0;
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
160
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
161 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
162
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
163
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
164 #define CPUID_EXTFAMILY ((regs2[0] >> 20)&0xFF) /* 27..20 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
165 #define CPUID_EXTMODEL ((regs2[0] >> 16)&0x0F) /* 19..16 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
166 #define CPUID_TYPE ((regs2[0] >> 12)&0x04) /* 13..12 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
167 #define CPUID_FAMILY ((regs2[0] >> 8)&0x0F) /* 11..08 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
168 #define CPUID_MODEL ((regs2[0] >> 4)&0x0F) /* 07..04 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
169 #define CPUID_STEPPING ((regs2[0] >> 0)&0x0F) /* 03..00 */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
170
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
171 char *GetCpuFriendlyName(unsigned int regs[], unsigned int regs2[]){
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
172 #include "cputable.h" /* get cpuname and cpuvendors */
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
173 char vendor[17];
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
174 char *retname;
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
175 int i;
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
176
2417
6b4952e00ad0 removed warning
pl
parents: 2303
diff changeset
177 if (NULL==(retname=(char*)malloc(256))) {
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
178 printf("Error: GetCpuFriendlyName() not enough memory\n");
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
179 exit(1);
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
180 }
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
181
3837
6659db99f200 warning fix
pl
parents: 3700
diff changeset
182 sprintf(vendor,"%.4s%.4s%.4s",(char*)(regs+1),(char*)(regs+3),(char*)(regs+2));
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
183
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
184 for(i=0; i<MAX_VENDORS; i++){
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
185 if(!strcmp(cpuvendors[i].string,vendor)){
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
186 if(cpuname[i][CPUID_FAMILY][CPUID_MODEL]){
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
187 snprintf(retname,255,"%s %s",cpuvendors[i].name,cpuname[i][CPUID_FAMILY][CPUID_MODEL]);
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
188 } else {
2303
456e22bfb147 returns a malloc()'ed string instead of an auto char[]
pl
parents: 2301
diff changeset
189 snprintf(retname,255,"unknown %s %d. Generation CPU",cpuvendors[i].name,CPUID_FAMILY);
2301
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
190 printf("unknown %s CPU:\n",cpuvendors[i].name);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
191 printf("Vendor: %s\n",cpuvendors[i].string);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
192 printf("Type: %d\n",CPUID_TYPE);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
193 printf("Family: %d (ext: %d)\n",CPUID_FAMILY,CPUID_EXTFAMILY);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
194 printf("Model: %d (ext: %d)\n",CPUID_MODEL,CPUID_EXTMODEL);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
195 printf("Stepping: %d\n",CPUID_STEPPING);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
196 printf("Please send the above info along with the exact CPU name"
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
197 "to the MPlayer-Developers, so we can add it to the list!\n");
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
198 }
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
199 }
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
200 }
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
201
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
202 //printf("Detected CPU: %s\n", retname);
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
203 return retname;
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
204 }
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
205
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
206 #undef CPUID_EXTFAMILY
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
207 #undef CPUID_EXTMODEL
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
208 #undef CPUID_TYPE
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
209 #undef CPUID_FAMILY
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
210 #undef CPUID_MODEL
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
211 #undef CPUID_STEPPING
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
212
b4c4c832cce7 Detect and show cpu name.
atmos4
parents: 2288
diff changeset
213
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
214 #if defined(__linux__) && defined(_POSIX_SOURCE) && defined(X86_FXSR_MAGIC)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
215 static void sigill_handler_sse( int signal, struct sigcontext sc )
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
216 {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
217 printf( "SIGILL, " );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
218
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
219 /* Both the "xorps %%xmm0,%%xmm0" and "divps %xmm0,%%xmm1"
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
220 * instructions are 3 bytes long. We must increment the instruction
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
221 * pointer manually to avoid repeated execution of the offending
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
222 * instruction.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
223 *
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
224 * If the SIGILL is caused by a divide-by-zero when unmasked
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
225 * exceptions aren't supported, the SIMD FPU status and control
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
226 * word will be restored at the end of the test, so we don't need
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
227 * to worry about doing it here. Besides, we may not be able to...
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
228 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
229 sc.eip += 3;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
230
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
231 gCpuCaps.hasSSE=0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
232 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
233
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
234 static void sigfpe_handler_sse( int signal, struct sigcontext sc )
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
235 {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
236 printf( "SIGFPE, " );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
237
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
238 if ( sc.fpstate->magic != 0xffff ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
239 /* Our signal context has the extended FPU state, so reset the
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
240 * divide-by-zero exception mask and clear the divide-by-zero
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
241 * exception bit.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
242 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
243 sc.fpstate->mxcsr |= 0x00000200;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
244 sc.fpstate->mxcsr &= 0xfffffffb;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
245 } else {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
246 /* If we ever get here, we're completely hosed.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
247 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
248 printf( "\n\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
249 printf( "SSE enabling test failed badly!" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
250 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
251 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
252 #endif /* __linux__ && _POSIX_SOURCE && X86_FXSR_MAGIC */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
253
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
254 /* If we're running on a processor that can do SSE, let's see if we
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
255 * are allowed to or not. This will catch 2.4.0 or later kernels that
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
256 * haven't been configured for a Pentium III but are running on one,
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
257 * and RedHat patched 2.2 kernels that have broken exception handling
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
258 * support for user space apps that do SSE.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
259 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
260 static void check_os_katmai_support( void )
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
261 {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
262 #if defined(__FreeBSD__)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
263 int has_sse=0, ret;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
264 size_t len=sizeof(has_sse);
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
265
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
266 ret = sysctlbyname("hw.instruction_sse", &has_sse, &len, NULL, 0);
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
267 if (ret || !has_sse)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
268 gCpuCaps.hasSSE=0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
269
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
270 #elif defined(__linux__)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
271 #if defined(_POSIX_SOURCE) && defined(X86_FXSR_MAGIC)
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
272 struct sigaction saved_sigill;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
273 struct sigaction saved_sigfpe;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
274
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
275 /* Save the original signal handlers.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
276 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
277 sigaction( SIGILL, NULL, &saved_sigill );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
278 sigaction( SIGFPE, NULL, &saved_sigfpe );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
279
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
280 signal( SIGILL, (void (*)(int))sigill_handler_sse );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
281 signal( SIGFPE, (void (*)(int))sigfpe_handler_sse );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
282
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
283 /* Emulate test for OSFXSR in CR4. The OS will set this bit if it
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
284 * supports the extended FPU save and restore required for SSE. If
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
285 * we execute an SSE instruction on a PIII and get a SIGILL, the OS
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
286 * doesn't support Streaming SIMD Exceptions, even if the processor
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
287 * does.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
288 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
289 if ( gCpuCaps.hasSSE ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
290 printf( "Testing OS support for SSE... " );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
291
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
292 // __asm __volatile ("xorps %%xmm0, %%xmm0");
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
293 __asm __volatile ("xorps %xmm0, %xmm0");
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
294
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
295 if ( gCpuCaps.hasSSE ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
296 printf( "yes.\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
297 } else {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
298 printf( "no!\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
299 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
300 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
301
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
302 /* Emulate test for OSXMMEXCPT in CR4. The OS will set this bit if
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
303 * it supports unmasked SIMD FPU exceptions. If we unmask the
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
304 * exceptions, do a SIMD divide-by-zero and get a SIGILL, the OS
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
305 * doesn't support unmasked SIMD FPU exceptions. If we get a SIGFPE
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
306 * as expected, we're okay but we need to clean up after it.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
307 *
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
308 * Are we being too stringent in our requirement that the OS support
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
309 * unmasked exceptions? Certain RedHat 2.2 kernels enable SSE by
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
310 * setting CR4.OSFXSR but don't support unmasked exceptions. Win98
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
311 * doesn't even support them. We at least know the user-space SSE
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
312 * support is good in kernels that do support unmasked exceptions,
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
313 * and therefore to be safe I'm going to leave this test in here.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
314 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
315 if ( gCpuCaps.hasSSE ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
316 printf( "Testing OS support for SSE unmasked exceptions... " );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
317
2272
c26a9eff0993 cpu detection fixed
arpi
parents: 2268
diff changeset
318 // test_os_katmai_exception_support();
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
319
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
320 if ( gCpuCaps.hasSSE ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
321 printf( "yes.\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
322 } else {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
323 printf( "no!\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
324 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
325 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
326
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
327 /* Restore the original signal handlers.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
328 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
329 sigaction( SIGILL, &saved_sigill, NULL );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
330 sigaction( SIGFPE, &saved_sigfpe, NULL );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
331
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
332 /* If we've gotten to here and the XMM CPUID bit is still set, we're
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
333 * safe to go ahead and hook out the SSE code throughout Mesa.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
334 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
335 if ( gCpuCaps.hasSSE ) {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
336 printf( "Tests of OS support for SSE passed.\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
337 } else {
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
338 printf( "Tests of OS support for SSE failed!\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
339 }
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
340 #else
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
341 /* We can't use POSIX signal handling to test the availability of
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
342 * SSE, so we disable it by default.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
343 */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
344 printf( "Cannot test OS support for SSE, disabling to be safe.\n" );
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
345 gCpuCaps.hasSSE=0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
346 #endif /* _POSIX_SOURCE && X86_FXSR_MAGIC */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
347 #else
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
348 /* Do nothing on other platforms for now.
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
349 */
3850
ca9cc0aaacc7 fix for qnx
alex
parents: 3840
diff changeset
350 printf( "Not testing OS support for SSE, leaving disabled.\n" );
2268
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
351 gCpuCaps.hasSSE=0;
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
352 #endif /* __linux__ */
72ff2179d396 cpu detect code by Eric Anholt <eanholt@gladstone.uoregon.edu>
arpi
parents:
diff changeset
353 }
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
354 #else /* ARCH_X86 */
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
355
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
356 void GetCpuCaps( CpuCaps *caps)
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
357 {
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
358 caps->cpuType=0;
3403
c4ca766a2d05 added cpuStepping to CpuCaps struct (needed win32.c)
alex
parents: 3146
diff changeset
359 caps->cpuStepping=0;
3146
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
360 caps->hasMMX=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
361 caps->hasMMX2=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
362 caps->has3DNow=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
363 caps->has3DNowExt=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
364 caps->hasSSE=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
365 caps->hasSSE2=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
366 caps->isX86=0;
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
367 }
3164eaa93396 non x86 fix (otherwise we would need #ifdef ARCH_X86 around every if(gCpuCaps.has...))
michael
parents: 2417
diff changeset
368 #endif /* !ARCH_X86 */