Mercurial > mplayer.hg
annotate vidix/drivers/radeon_vid.c @ 8771:06dd080d5362
MOBILITY_M63 (aka M6 LY) doesn't needs the rage ckey fix too - notified by Jorg Hansel <joerg.haensel@web.de>
author | alex |
---|---|
date | Sat, 04 Jan 2003 15:43:07 +0000 |
parents | 39776935e99c |
children | b3afe83fc6cc |
rev | line source |
---|---|
3996 | 1 /* |
2 radeon_vid - VIDIX based video driver for Radeon and Rage128 chips | |
4030 | 3 Copyrights 2002 Nick Kurshev. This file is based on sources from |
4 GATOS (gatos.sf.net) and X11 (www.xfree86.org) | |
5 Licence: GPL | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
6 PPC support by Alex Beregszaszi |
3996 | 7 */ |
8 | |
9 #include <errno.h> | |
10 #include <stdio.h> | |
11 #include <stdlib.h> | |
12 #include <string.h> | |
13 #include <math.h> | |
4003
92c59012249d
stdint.h replaced by inttypes.h (used more frequently in the sources)
pl
parents:
3996
diff
changeset
|
14 #include <inttypes.h> |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
15 |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
16 #include "../../config.h" |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
17 #include "../../bswap.h" |
4201 | 18 #include "../../libdha/pci_ids.h" |
19 #include "../../libdha/pci_names.h" | |
3996 | 20 #include "../vidix.h" |
21 #include "../fourcc.h" | |
22 #include "../../libdha/libdha.h" | |
23 #include "radeon.h" | |
24 | |
25 #ifdef RAGE128 | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
26 #define RADEON_MSG "[rage128]" |
3996 | 27 #define X_ADJUST 0 |
28 #else | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
29 #define RADEON_MSG "[radeon]" |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
30 #define X_ADJUST (is_shift_required ? 8 : 0) |
3996 | 31 #ifndef RADEON |
32 #define RADEON | |
33 #endif | |
34 #endif | |
35 | |
4030 | 36 static int __verbose = 0; |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
37 #ifdef RADEON |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
38 static int rage_ckey_model=0; |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
39 static int is_shift_required = 0; |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
40 #endif |
4015 | 41 |
3996 | 42 typedef struct bes_registers_s |
43 { | |
44 /* base address of yuv framebuffer */ | |
45 uint32_t yuv_base; | |
46 uint32_t fourcc; | |
47 uint32_t dest_bpp; | |
48 /* YUV BES registers */ | |
49 uint32_t reg_load_cntl; | |
50 uint32_t h_inc; | |
51 uint32_t step_by; | |
52 uint32_t y_x_start; | |
53 uint32_t y_x_end; | |
54 uint32_t v_inc; | |
55 uint32_t p1_blank_lines_at_top; | |
56 uint32_t p23_blank_lines_at_top; | |
57 uint32_t vid_buf_pitch0_value; | |
58 uint32_t vid_buf_pitch1_value; | |
59 uint32_t p1_x_start_end; | |
60 uint32_t p2_x_start_end; | |
61 uint32_t p3_x_start_end; | |
62 uint32_t base_addr; | |
4930 | 63 uint32_t vid_buf_base_adrs_y[VID_PLAY_MAXFRAMES]; |
64 uint32_t vid_buf_base_adrs_u[VID_PLAY_MAXFRAMES]; | |
65 uint32_t vid_buf_base_adrs_v[VID_PLAY_MAXFRAMES]; | |
66 uint32_t vid_nbufs; | |
3996 | 67 |
68 uint32_t p1_v_accum_init; | |
69 uint32_t p1_h_accum_init; | |
70 uint32_t p23_v_accum_init; | |
71 uint32_t p23_h_accum_init; | |
72 uint32_t scale_cntl; | |
73 uint32_t exclusive_horz; | |
74 uint32_t auto_flip_cntl; | |
75 uint32_t filter_cntl; | |
76 uint32_t key_cntl; | |
77 uint32_t test; | |
78 /* Configurable stuff */ | |
79 int double_buff; | |
80 | |
81 int brightness; | |
82 int saturation; | |
83 | |
84 int ckey_on; | |
85 uint32_t graphics_key_clr; | |
86 uint32_t graphics_key_msk; | |
4869 | 87 uint32_t ckey_cntl; |
3996 | 88 |
89 int deinterlace_on; | |
90 uint32_t deinterlace_pattern; | |
91 | |
92 } bes_registers_t; | |
93 | |
94 typedef struct video_registers_s | |
95 { | |
96 const char * sname; | |
97 uint32_t name; | |
98 uint32_t value; | |
99 }video_registers_t; | |
100 | |
101 static bes_registers_t besr; | |
102 #ifndef RAGE128 | |
103 static int IsR200=0; | |
104 #endif | |
105 #define DECLARE_VREG(name) { #name, name, 0 } | |
106 static video_registers_t vregs[] = | |
107 { | |
108 DECLARE_VREG(VIDEOMUX_CNTL), | |
109 DECLARE_VREG(VIPPAD_MASK), | |
110 DECLARE_VREG(VIPPAD1_A), | |
111 DECLARE_VREG(VIPPAD1_EN), | |
112 DECLARE_VREG(VIPPAD1_Y), | |
113 DECLARE_VREG(OV0_Y_X_START), | |
114 DECLARE_VREG(OV0_Y_X_END), | |
115 DECLARE_VREG(OV0_PIPELINE_CNTL), | |
116 DECLARE_VREG(OV0_EXCLUSIVE_HORZ), | |
117 DECLARE_VREG(OV0_EXCLUSIVE_VERT), | |
118 DECLARE_VREG(OV0_REG_LOAD_CNTL), | |
119 DECLARE_VREG(OV0_SCALE_CNTL), | |
120 DECLARE_VREG(OV0_V_INC), | |
121 DECLARE_VREG(OV0_P1_V_ACCUM_INIT), | |
122 DECLARE_VREG(OV0_P23_V_ACCUM_INIT), | |
123 DECLARE_VREG(OV0_P1_BLANK_LINES_AT_TOP), | |
124 DECLARE_VREG(OV0_P23_BLANK_LINES_AT_TOP), | |
125 #ifdef RADEON | |
126 DECLARE_VREG(OV0_BASE_ADDR), | |
127 #endif | |
128 DECLARE_VREG(OV0_VID_BUF0_BASE_ADRS), | |
129 DECLARE_VREG(OV0_VID_BUF1_BASE_ADRS), | |
130 DECLARE_VREG(OV0_VID_BUF2_BASE_ADRS), | |
131 DECLARE_VREG(OV0_VID_BUF3_BASE_ADRS), | |
132 DECLARE_VREG(OV0_VID_BUF4_BASE_ADRS), | |
133 DECLARE_VREG(OV0_VID_BUF5_BASE_ADRS), | |
134 DECLARE_VREG(OV0_VID_BUF_PITCH0_VALUE), | |
135 DECLARE_VREG(OV0_VID_BUF_PITCH1_VALUE), | |
136 DECLARE_VREG(OV0_AUTO_FLIP_CNTL), | |
137 DECLARE_VREG(OV0_DEINTERLACE_PATTERN), | |
138 DECLARE_VREG(OV0_SUBMIT_HISTORY), | |
139 DECLARE_VREG(OV0_H_INC), | |
140 DECLARE_VREG(OV0_STEP_BY), | |
141 DECLARE_VREG(OV0_P1_H_ACCUM_INIT), | |
142 DECLARE_VREG(OV0_P23_H_ACCUM_INIT), | |
143 DECLARE_VREG(OV0_P1_X_START_END), | |
144 DECLARE_VREG(OV0_P2_X_START_END), | |
145 DECLARE_VREG(OV0_P3_X_START_END), | |
146 DECLARE_VREG(OV0_FILTER_CNTL), | |
147 DECLARE_VREG(OV0_FOUR_TAP_COEF_0), | |
148 DECLARE_VREG(OV0_FOUR_TAP_COEF_1), | |
149 DECLARE_VREG(OV0_FOUR_TAP_COEF_2), | |
150 DECLARE_VREG(OV0_FOUR_TAP_COEF_3), | |
151 DECLARE_VREG(OV0_FOUR_TAP_COEF_4), | |
152 DECLARE_VREG(OV0_FLAG_CNTL), | |
153 #ifdef RAGE128 | |
154 DECLARE_VREG(OV0_COLOUR_CNTL), | |
155 #else | |
156 DECLARE_VREG(OV0_SLICE_CNTL), | |
157 #endif | |
158 DECLARE_VREG(OV0_VID_KEY_CLR), | |
159 DECLARE_VREG(OV0_VID_KEY_MSK), | |
160 DECLARE_VREG(OV0_GRAPHICS_KEY_CLR), | |
161 DECLARE_VREG(OV0_GRAPHICS_KEY_MSK), | |
162 DECLARE_VREG(OV0_KEY_CNTL), | |
163 DECLARE_VREG(OV0_TEST), | |
164 DECLARE_VREG(OV0_LIN_TRANS_A), | |
165 DECLARE_VREG(OV0_LIN_TRANS_B), | |
166 DECLARE_VREG(OV0_LIN_TRANS_C), | |
167 DECLARE_VREG(OV0_LIN_TRANS_D), | |
168 DECLARE_VREG(OV0_LIN_TRANS_E), | |
169 DECLARE_VREG(OV0_LIN_TRANS_F), | |
170 DECLARE_VREG(OV0_GAMMA_0_F), | |
171 DECLARE_VREG(OV0_GAMMA_10_1F), | |
172 DECLARE_VREG(OV0_GAMMA_20_3F), | |
173 DECLARE_VREG(OV0_GAMMA_40_7F), | |
174 DECLARE_VREG(OV0_GAMMA_380_3BF), | |
175 DECLARE_VREG(OV0_GAMMA_3C0_3FF), | |
176 DECLARE_VREG(SUBPIC_CNTL), | |
177 DECLARE_VREG(SUBPIC_DEFCOLCON), | |
178 DECLARE_VREG(SUBPIC_Y_X_START), | |
179 DECLARE_VREG(SUBPIC_Y_X_END), | |
180 DECLARE_VREG(SUBPIC_V_INC), | |
181 DECLARE_VREG(SUBPIC_H_INC), | |
182 DECLARE_VREG(SUBPIC_BUF0_OFFSET), | |
183 DECLARE_VREG(SUBPIC_BUF1_OFFSET), | |
184 DECLARE_VREG(SUBPIC_LC0_OFFSET), | |
185 DECLARE_VREG(SUBPIC_LC1_OFFSET), | |
186 DECLARE_VREG(SUBPIC_PITCH), | |
187 DECLARE_VREG(SUBPIC_BTN_HLI_COLCON), | |
188 DECLARE_VREG(SUBPIC_BTN_HLI_Y_X_START), | |
189 DECLARE_VREG(SUBPIC_BTN_HLI_Y_X_END), | |
190 DECLARE_VREG(SUBPIC_PALETTE_INDEX), | |
191 DECLARE_VREG(SUBPIC_PALETTE_DATA), | |
192 DECLARE_VREG(SUBPIC_H_ACCUM_INIT), | |
193 DECLARE_VREG(SUBPIC_V_ACCUM_INIT), | |
194 DECLARE_VREG(IDCT_RUNS), | |
195 DECLARE_VREG(IDCT_LEVELS), | |
196 DECLARE_VREG(IDCT_AUTH_CONTROL), | |
197 DECLARE_VREG(IDCT_AUTH), | |
198 DECLARE_VREG(IDCT_CONTROL) | |
199 }; | |
4030 | 200 |
3996 | 201 static void * radeon_mmio_base = 0; |
202 static void * radeon_mem_base = 0; | |
203 static int32_t radeon_overlay_off = 0; | |
204 static uint32_t radeon_ram_size = 0; | |
8553
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
205 /* Restore on exit */ |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
206 static uint32_t SAVED_OV0_GRAPHICS_KEY_CLR = 0; |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
207 static uint32_t SAVED_OV0_GRAPHICS_KEY_MSK = 0; |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
208 static uint32_t SAVED_OV0_VID_KEY_CLR = 0; |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
209 static uint32_t SAVED_OV0_VID_KEY_MSK = 0; |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
210 static uint32_t SAVED_OV0_KEY_CNTL = 0; |
3996 | 211 |
4012 | 212 #define GETREG(TYPE,PTR,OFFZ) (*((volatile TYPE*)((PTR)+(OFFZ)))) |
213 #define SETREG(TYPE,PTR,OFFZ,VAL) (*((volatile TYPE*)((PTR)+(OFFZ))))=VAL | |
214 | |
215 #define INREG8(addr) GETREG(uint8_t,(uint32_t)(radeon_mmio_base),addr) | |
216 #define OUTREG8(addr,val) SETREG(uint8_t,(uint32_t)(radeon_mmio_base),addr,val) | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
217 |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
218 static inline uint32_t INREG (uint32_t addr) { |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
219 uint32_t tmp = GETREG(uint32_t,(uint32_t)(radeon_mmio_base),addr); |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
220 return le2me_32(tmp); |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
221 } |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
222 //#define OUTREG(addr,val) SETREG(uint32_t,(uint32_t)(radeon_mmio_base),addr,val) |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
223 #define OUTREG(addr,val) SETREG(uint32_t,(uint32_t)(radeon_mmio_base),addr,le2me_32(val)) |
3996 | 224 #define OUTREGP(addr,val,mask) \ |
225 do { \ | |
226 unsigned int _tmp = INREG(addr); \ | |
227 _tmp &= (mask); \ | |
228 _tmp |= (val); \ | |
229 OUTREG(addr, _tmp); \ | |
230 } while (0) | |
231 | |
4666 | 232 static __inline__ uint32_t INPLL(uint32_t addr) |
233 { | |
234 OUTREG8(CLOCK_CNTL_INDEX, addr & 0x0000001f); | |
235 return (INREG(CLOCK_CNTL_DATA)); | |
236 } | |
237 | |
238 #define OUTPLL(addr,val) OUTREG8(CLOCK_CNTL_INDEX, (addr & 0x0000001f) | 0x00000080); \ | |
239 OUTREG(CLOCK_CNTL_DATA, val) | |
240 #define OUTPLLP(addr,val,mask) \ | |
241 do { \ | |
242 unsigned int _tmp = INPLL(addr); \ | |
243 _tmp &= (mask); \ | |
244 _tmp |= (val); \ | |
245 OUTPLL(addr, _tmp); \ | |
246 } while (0) | |
247 | |
3996 | 248 static uint32_t radeon_vid_get_dbpp( void ) |
249 { | |
250 uint32_t dbpp,retval; | |
251 dbpp = (INREG(CRTC_GEN_CNTL)>>8)& 0xF; | |
252 switch(dbpp) | |
253 { | |
254 case DST_8BPP: retval = 8; break; | |
255 case DST_15BPP: retval = 15; break; | |
256 case DST_16BPP: retval = 16; break; | |
257 case DST_24BPP: retval = 24; break; | |
258 default: retval=32; break; | |
259 } | |
260 return retval; | |
261 } | |
262 | |
263 static int radeon_is_dbl_scan( void ) | |
264 { | |
265 return (INREG(CRTC_GEN_CNTL))&CRTC_DBL_SCAN_EN; | |
266 } | |
267 | |
268 static int radeon_is_interlace( void ) | |
269 { | |
270 return (INREG(CRTC_GEN_CNTL))&CRTC_INTERLACE_EN; | |
271 } | |
272 | |
4666 | 273 static uint32_t radeon_get_xres( void ) |
274 { | |
275 /* FIXME: currently we extract that from CRTC!!!*/ | |
276 uint32_t xres,h_total; | |
277 h_total = INREG(CRTC_H_TOTAL_DISP); | |
278 xres = (h_total >> 16) & 0xffff; | |
279 return (xres + 1)*8; | |
280 } | |
281 | |
282 static uint32_t radeon_get_yres( void ) | |
283 { | |
284 /* FIXME: currently we extract that from CRTC!!!*/ | |
285 uint32_t yres,v_total; | |
286 v_total = INREG(CRTC_V_TOTAL_DISP); | |
287 yres = (v_total >> 16) & 0xffff; | |
288 return yres + 1; | |
289 } | |
290 | |
4689 | 291 static void radeon_wait_vsync(void) |
292 { | |
293 int i; | |
294 | |
295 OUTREG(GEN_INT_STATUS, VSYNC_INT_AK); | |
296 for (i = 0; i < 2000000; i++) | |
297 { | |
298 if (INREG(GEN_INT_STATUS) & VSYNC_INT) break; | |
299 } | |
300 } | |
301 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
302 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
303 static void _radeon_engine_idle(void); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
304 static void _radeon_fifo_wait(unsigned); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
305 #define radeon_engine_idle() _radeon_engine_idle() |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
306 #define radeon_fifo_wait(entries) _radeon_fifo_wait(entries) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
307 /* Flush all dirty data in the Pixel Cache to memory. */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
308 static __inline__ void radeon_engine_flush ( void ) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
309 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
310 unsigned i; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
311 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
312 OUTREGP(PC_NGUI_CTLSTAT, PC_FLUSH_ALL, ~PC_FLUSH_ALL); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
313 for (i = 0; i < 2000000; i++) { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
314 if (!(INREG(PC_NGUI_CTLSTAT) & PC_BUSY)) break; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
315 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
316 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
317 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
318 /* Reset graphics card to known state. */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
319 static void radeon_engine_reset( void ) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
320 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
321 uint32_t clock_cntl_index; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
322 uint32_t mclk_cntl; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
323 uint32_t gen_reset_cntl; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
324 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
325 radeon_engine_flush(); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
326 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
327 clock_cntl_index = INREG(CLOCK_CNTL_INDEX); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
328 mclk_cntl = INPLL(MCLK_CNTL); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
329 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
330 OUTPLL(MCLK_CNTL, mclk_cntl | FORCE_GCP | FORCE_PIPE3D_CP); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
331 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
332 gen_reset_cntl = INREG(GEN_RESET_CNTL); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
333 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
334 OUTREG(GEN_RESET_CNTL, gen_reset_cntl | SOFT_RESET_GUI); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
335 INREG(GEN_RESET_CNTL); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
336 OUTREG(GEN_RESET_CNTL, |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
337 gen_reset_cntl & (uint32_t)(~SOFT_RESET_GUI)); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
338 INREG(GEN_RESET_CNTL); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
339 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
340 OUTPLL(MCLK_CNTL, mclk_cntl); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
341 OUTREG(CLOCK_CNTL_INDEX, clock_cntl_index); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
342 OUTREG(GEN_RESET_CNTL, gen_reset_cntl); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
343 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
344 #else |
4689 | 345 |
3996 | 346 static __inline__ void radeon_engine_flush ( void ) |
347 { | |
348 int i; | |
349 | |
350 /* initiate flush */ | |
351 OUTREGP(RB2D_DSTCACHE_CTLSTAT, RB2D_DC_FLUSH_ALL, | |
352 ~RB2D_DC_FLUSH_ALL); | |
353 | |
354 for (i=0; i < 2000000; i++) { | |
355 if (!(INREG(RB2D_DSTCACHE_CTLSTAT) & RB2D_DC_BUSY)) | |
356 break; | |
357 } | |
358 } | |
359 | |
4666 | 360 static void _radeon_engine_idle(void); |
361 static void _radeon_fifo_wait(unsigned); | |
362 #define radeon_engine_idle() _radeon_engine_idle() | |
363 #define radeon_fifo_wait(entries) _radeon_fifo_wait(entries) | |
3996 | 364 |
4666 | 365 static void radeon_engine_reset( void ) |
3996 | 366 { |
4666 | 367 uint32_t clock_cntl_index, mclk_cntl, rbbm_soft_reset; |
368 | |
369 radeon_engine_flush (); | |
370 | |
371 clock_cntl_index = INREG(CLOCK_CNTL_INDEX); | |
372 mclk_cntl = INPLL(MCLK_CNTL); | |
373 | |
374 OUTPLL(MCLK_CNTL, (mclk_cntl | | |
375 FORCEON_MCLKA | | |
376 FORCEON_MCLKB | | |
377 FORCEON_YCLKA | | |
378 FORCEON_YCLKB | | |
379 FORCEON_MC | | |
380 FORCEON_AIC)); | |
381 rbbm_soft_reset = INREG(RBBM_SOFT_RESET); | |
3996 | 382 |
4666 | 383 OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset | |
384 SOFT_RESET_CP | | |
385 SOFT_RESET_HI | | |
386 SOFT_RESET_SE | | |
387 SOFT_RESET_RE | | |
388 SOFT_RESET_PP | | |
389 SOFT_RESET_E2 | | |
390 SOFT_RESET_RB | | |
391 SOFT_RESET_HDP); | |
392 INREG(RBBM_SOFT_RESET); | |
393 OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset & (uint32_t) | |
394 ~(SOFT_RESET_CP | | |
395 SOFT_RESET_HI | | |
396 SOFT_RESET_SE | | |
397 SOFT_RESET_RE | | |
398 SOFT_RESET_PP | | |
399 SOFT_RESET_E2 | | |
400 SOFT_RESET_RB | | |
401 SOFT_RESET_HDP)); | |
402 INREG(RBBM_SOFT_RESET); | |
403 | |
404 OUTPLL(MCLK_CNTL, mclk_cntl); | |
405 OUTREG(CLOCK_CNTL_INDEX, clock_cntl_index); | |
406 OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset); | |
407 | |
408 return; | |
3996 | 409 } |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
410 #endif |
4666 | 411 static void radeon_engine_restore( void ) |
3996 | 412 { |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
413 #ifndef RAGE128 |
4666 | 414 int pitch64; |
415 uint32_t xres,yres,bpp; | |
416 radeon_fifo_wait(1); | |
417 xres = radeon_get_xres(); | |
418 yres = radeon_get_yres(); | |
419 bpp = radeon_vid_get_dbpp(); | |
420 /* turn of all automatic flushing - we'll do it all */ | |
421 OUTREG(RB2D_DSTCACHE_MODE, 0); | |
422 | |
423 pitch64 = ((xres * (bpp / 8) + 0x3f)) >> 6; | |
424 | |
425 radeon_fifo_wait(1); | |
426 OUTREG(DEFAULT_OFFSET, (INREG(DEFAULT_OFFSET) & 0xC0000000) | | |
427 (pitch64 << 22)); | |
428 | |
429 radeon_fifo_wait(1); | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
430 //#if defined(__BIG_ENDIAN) |
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
431 #if defined(WORDS_BIGENDIAN) |
4666 | 432 OUTREGP(DP_DATATYPE, |
433 HOST_BIG_ENDIAN_EN, ~HOST_BIG_ENDIAN_EN); | |
434 #else | |
435 OUTREGP(DP_DATATYPE, 0, ~HOST_BIG_ENDIAN_EN); | |
436 #endif | |
437 | |
438 radeon_fifo_wait(1); | |
439 OUTREG(DEFAULT_SC_BOTTOM_RIGHT, (DEFAULT_SC_RIGHT_MAX | |
440 | DEFAULT_SC_BOTTOM_MAX)); | |
441 radeon_fifo_wait(1); | |
442 OUTREG(DP_GUI_MASTER_CNTL, (INREG(DP_GUI_MASTER_CNTL) | |
443 | GMC_BRUSH_SOLID_COLOR | |
444 | GMC_SRC_DATATYPE_COLOR)); | |
3996 | 445 |
4666 | 446 radeon_fifo_wait(7); |
447 OUTREG(DST_LINE_START, 0); | |
448 OUTREG(DST_LINE_END, 0); | |
449 OUTREG(DP_BRUSH_FRGD_CLR, 0xffffffff); | |
450 OUTREG(DP_BRUSH_BKGD_CLR, 0x00000000); | |
451 OUTREG(DP_SRC_FRGD_CLR, 0xffffffff); | |
452 OUTREG(DP_SRC_BKGD_CLR, 0x00000000); | |
453 OUTREG(DP_WRITE_MASK, 0xffffffff); | |
454 | |
455 radeon_engine_idle(); | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
456 #endif |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
457 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
458 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
459 static void _radeon_fifo_wait (unsigned entries) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
460 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
461 unsigned i; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
462 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
463 for(;;) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
464 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
465 for (i=0; i<2000000; i++) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
466 if ((INREG(GUI_STAT) & GUI_FIFOCNT_MASK) >= entries) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
467 return; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
468 radeon_engine_reset(); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
469 radeon_engine_restore(); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
470 } |
4666 | 471 } |
472 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
473 static void _radeon_engine_idle ( void ) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
474 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
475 unsigned i; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
476 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
477 /* ensure FIFO is empty before waiting for idle */ |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
478 radeon_fifo_wait (64); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
479 for(;;) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
480 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
481 for (i=0; i<2000000; i++) { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
482 if ((INREG(GUI_STAT) & GUI_ACTIVE) == 0) { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
483 radeon_engine_flush (); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
484 return; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
485 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
486 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
487 radeon_engine_reset(); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
488 radeon_engine_restore(); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
489 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
490 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
491 #else |
4666 | 492 static void _radeon_fifo_wait (unsigned entries) |
493 { | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
494 unsigned i; |
3996 | 495 |
4666 | 496 for(;;) |
497 { | |
498 for (i=0; i<2000000; i++) | |
499 if ((INREG(RBBM_STATUS) & RBBM_FIFOCNT_MASK) >= entries) | |
500 return; | |
501 radeon_engine_reset(); | |
502 radeon_engine_restore(); | |
503 } | |
504 } | |
505 static void _radeon_engine_idle ( void ) | |
506 { | |
507 int i; | |
508 | |
509 /* ensure FIFO is empty before waiting for idle */ | |
510 radeon_fifo_wait (64); | |
511 for(;;) | |
512 { | |
3996 | 513 for (i=0; i<2000000; i++) { |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
514 if (((INREG(RBBM_STATUS) & RBBM_ACTIVE)) == 0) { |
3996 | 515 radeon_engine_flush (); |
516 return; | |
517 } | |
518 } | |
4666 | 519 radeon_engine_reset(); |
520 radeon_engine_restore(); | |
521 } | |
3996 | 522 } |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
523 #endif |
3996 | 524 |
525 #ifndef RAGE128 | |
526 /* Reference color space transform data */ | |
527 typedef struct tagREF_TRANSFORM | |
528 { | |
529 float RefLuma; | |
530 float RefRCb; | |
531 float RefRCr; | |
532 float RefGCb; | |
533 float RefGCr; | |
534 float RefBCb; | |
535 float RefBCr; | |
536 } REF_TRANSFORM; | |
537 | |
538 /* Parameters for ITU-R BT.601 and ITU-R BT.709 colour spaces */ | |
539 REF_TRANSFORM trans[2] = | |
540 { | |
541 {1.1678, 0.0, 1.6007, -0.3929, -0.8154, 2.0232, 0.0}, /* BT.601 */ | |
542 {1.1678, 0.0, 1.7980, -0.2139, -0.5345, 2.1186, 0.0} /* BT.709 */ | |
543 }; | |
544 /**************************************************************************** | |
545 * SetTransform * | |
546 * Function: Calculates and sets color space transform from supplied * | |
547 * reference transform, gamma, brightness, contrast, hue and * | |
548 * saturation. * | |
549 * Inputs: bright - brightness * | |
550 * cont - contrast * | |
551 * sat - saturation * | |
552 * hue - hue * | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
553 * red_intensity - intense of red component * |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
554 * green_intensity - intense of green component * |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
555 * blue_intensity - intense of blue component * |
3996 | 556 * ref - index to the table of refernce transforms * |
557 * Outputs: NONE * | |
558 ****************************************************************************/ | |
559 | |
560 static void radeon_set_transform(float bright, float cont, float sat, | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
561 float hue, float red_intensity, |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
562 float green_intensity,float blue_intensity, |
4284 | 563 unsigned ref) |
3996 | 564 { |
565 float OvHueSin, OvHueCos; | |
566 float CAdjLuma, CAdjOff; | |
4284 | 567 float RedAdj,GreenAdj,BlueAdj; |
3996 | 568 float CAdjRCb, CAdjRCr; |
569 float CAdjGCb, CAdjGCr; | |
570 float CAdjBCb, CAdjBCr; | |
571 float OvLuma, OvROff, OvGOff, OvBOff; | |
572 float OvRCb, OvRCr; | |
573 float OvGCb, OvGCr; | |
574 float OvBCb, OvBCr; | |
575 float Loff = 64.0; | |
576 float Coff = 512.0f; | |
577 | |
578 uint32_t dwOvLuma, dwOvROff, dwOvGOff, dwOvBOff; | |
579 uint32_t dwOvRCb, dwOvRCr; | |
580 uint32_t dwOvGCb, dwOvGCr; | |
581 uint32_t dwOvBCb, dwOvBCr; | |
582 | |
583 if (ref >= 2) return; | |
584 | |
585 OvHueSin = sin((double)hue); | |
586 OvHueCos = cos((double)hue); | |
587 | |
588 CAdjLuma = cont * trans[ref].RefLuma; | |
589 CAdjOff = cont * trans[ref].RefLuma * bright * 1023.0; | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
590 RedAdj = cont * trans[ref].RefLuma * red_intensity * 1023.0; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
591 GreenAdj = cont * trans[ref].RefLuma * green_intensity * 1023.0; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
592 BlueAdj = cont * trans[ref].RefLuma * blue_intensity * 1023.0; |
3996 | 593 |
594 CAdjRCb = sat * -OvHueSin * trans[ref].RefRCr; | |
595 CAdjRCr = sat * OvHueCos * trans[ref].RefRCr; | |
596 CAdjGCb = sat * (OvHueCos * trans[ref].RefGCb - OvHueSin * trans[ref].RefGCr); | |
597 CAdjGCr = sat * (OvHueSin * trans[ref].RefGCb + OvHueCos * trans[ref].RefGCr); | |
598 CAdjBCb = sat * OvHueCos * trans[ref].RefBCb; | |
599 CAdjBCr = sat * OvHueSin * trans[ref].RefBCb; | |
600 | |
601 #if 0 /* default constants */ | |
602 CAdjLuma = 1.16455078125; | |
603 | |
604 CAdjRCb = 0.0; | |
605 CAdjRCr = 1.59619140625; | |
606 CAdjGCb = -0.39111328125; | |
607 CAdjGCr = -0.8125; | |
608 CAdjBCb = 2.01708984375; | |
609 CAdjBCr = 0; | |
610 #endif | |
611 OvLuma = CAdjLuma; | |
612 OvRCb = CAdjRCb; | |
613 OvRCr = CAdjRCr; | |
614 OvGCb = CAdjGCb; | |
615 OvGCr = CAdjGCr; | |
616 OvBCb = CAdjBCb; | |
617 OvBCr = CAdjBCr; | |
4284 | 618 OvROff = RedAdj + CAdjOff - |
3996 | 619 OvLuma * Loff - (OvRCb + OvRCr) * Coff; |
4284 | 620 OvGOff = GreenAdj + CAdjOff - |
3996 | 621 OvLuma * Loff - (OvGCb + OvGCr) * Coff; |
4284 | 622 OvBOff = BlueAdj + CAdjOff - |
3996 | 623 OvLuma * Loff - (OvBCb + OvBCr) * Coff; |
624 #if 0 /* default constants */ | |
625 OvROff = -888.5; | |
626 OvGOff = 545; | |
627 OvBOff = -1104; | |
628 #endif | |
629 | |
630 dwOvROff = ((int)(OvROff * 2.0)) & 0x1fff; | |
631 dwOvGOff = (int)(OvGOff * 2.0) & 0x1fff; | |
632 dwOvBOff = (int)(OvBOff * 2.0) & 0x1fff; | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
633 /* Whatever docs say about R200 having 3.8 format instead of 3.11 |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
634 as in Radeon is a lie */ |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
635 #if 0 |
3996 | 636 if(!IsR200) |
637 { | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
638 #endif |
3996 | 639 dwOvLuma =(((int)(OvLuma * 2048.0))&0x7fff)<<17; |
640 dwOvRCb = (((int)(OvRCb * 2048.0))&0x7fff)<<1; | |
641 dwOvRCr = (((int)(OvRCr * 2048.0))&0x7fff)<<17; | |
642 dwOvGCb = (((int)(OvGCb * 2048.0))&0x7fff)<<1; | |
643 dwOvGCr = (((int)(OvGCr * 2048.0))&0x7fff)<<17; | |
644 dwOvBCb = (((int)(OvBCb * 2048.0))&0x7fff)<<1; | |
645 dwOvBCr = (((int)(OvBCr * 2048.0))&0x7fff)<<17; | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
646 #if 0 |
3996 | 647 } |
648 else | |
649 { | |
650 dwOvLuma = (((int)(OvLuma * 256.0))&0x7ff)<<20; | |
651 dwOvRCb = (((int)(OvRCb * 256.0))&0x7ff)<<4; | |
652 dwOvRCr = (((int)(OvRCr * 256.0))&0x7ff)<<20; | |
653 dwOvGCb = (((int)(OvGCb * 256.0))&0x7ff)<<4; | |
654 dwOvGCr = (((int)(OvGCr * 256.0))&0x7ff)<<20; | |
655 dwOvBCb = (((int)(OvBCb * 256.0))&0x7ff)<<4; | |
656 dwOvBCr = (((int)(OvBCr * 256.0))&0x7ff)<<20; | |
657 } | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
658 #endif |
3996 | 659 OUTREG(OV0_LIN_TRANS_A, dwOvRCb | dwOvLuma); |
660 OUTREG(OV0_LIN_TRANS_B, dwOvROff | dwOvRCr); | |
661 OUTREG(OV0_LIN_TRANS_C, dwOvGCb | dwOvLuma); | |
662 OUTREG(OV0_LIN_TRANS_D, dwOvGOff | dwOvGCr); | |
663 OUTREG(OV0_LIN_TRANS_E, dwOvBCb | dwOvLuma); | |
664 OUTREG(OV0_LIN_TRANS_F, dwOvBOff | dwOvBCr); | |
665 } | |
666 | |
667 /* Gamma curve definition */ | |
668 typedef struct | |
669 { | |
670 unsigned int gammaReg; | |
671 unsigned int gammaSlope; | |
672 unsigned int gammaOffset; | |
673 }GAMMA_SETTINGS; | |
674 | |
675 /* Recommended gamma curve parameters */ | |
676 GAMMA_SETTINGS r200_def_gamma[18] = | |
677 { | |
678 {OV0_GAMMA_0_F, 0x100, 0x0000}, | |
679 {OV0_GAMMA_10_1F, 0x100, 0x0020}, | |
680 {OV0_GAMMA_20_3F, 0x100, 0x0040}, | |
681 {OV0_GAMMA_40_7F, 0x100, 0x0080}, | |
682 {OV0_GAMMA_80_BF, 0x100, 0x0100}, | |
683 {OV0_GAMMA_C0_FF, 0x100, 0x0100}, | |
684 {OV0_GAMMA_100_13F, 0x100, 0x0200}, | |
685 {OV0_GAMMA_140_17F, 0x100, 0x0200}, | |
686 {OV0_GAMMA_180_1BF, 0x100, 0x0300}, | |
687 {OV0_GAMMA_1C0_1FF, 0x100, 0x0300}, | |
688 {OV0_GAMMA_200_23F, 0x100, 0x0400}, | |
689 {OV0_GAMMA_240_27F, 0x100, 0x0400}, | |
690 {OV0_GAMMA_280_2BF, 0x100, 0x0500}, | |
691 {OV0_GAMMA_2C0_2FF, 0x100, 0x0500}, | |
692 {OV0_GAMMA_300_33F, 0x100, 0x0600}, | |
693 {OV0_GAMMA_340_37F, 0x100, 0x0600}, | |
694 {OV0_GAMMA_380_3BF, 0x100, 0x0700}, | |
695 {OV0_GAMMA_3C0_3FF, 0x100, 0x0700} | |
696 }; | |
697 | |
698 GAMMA_SETTINGS r100_def_gamma[6] = | |
699 { | |
700 {OV0_GAMMA_0_F, 0x100, 0x0000}, | |
701 {OV0_GAMMA_10_1F, 0x100, 0x0020}, | |
702 {OV0_GAMMA_20_3F, 0x100, 0x0040}, | |
703 {OV0_GAMMA_40_7F, 0x100, 0x0080}, | |
704 {OV0_GAMMA_380_3BF, 0x100, 0x0100}, | |
705 {OV0_GAMMA_3C0_3FF, 0x100, 0x0100} | |
706 }; | |
707 | |
708 static void make_default_gamma_correction( void ) | |
709 { | |
710 size_t i; | |
711 if(!IsR200){ | |
712 OUTREG(OV0_LIN_TRANS_A, 0x12A00000); | |
713 OUTREG(OV0_LIN_TRANS_B, 0x199018FE); | |
714 OUTREG(OV0_LIN_TRANS_C, 0x12A0F9B0); | |
715 OUTREG(OV0_LIN_TRANS_D, 0xF2F0043B); | |
716 OUTREG(OV0_LIN_TRANS_E, 0x12A02050); | |
717 OUTREG(OV0_LIN_TRANS_F, 0x0000174E); | |
718 for(i=0; i<6; i++){ | |
719 OUTREG(r100_def_gamma[i].gammaReg, | |
720 (r100_def_gamma[i].gammaSlope<<16) | | |
721 r100_def_gamma[i].gammaOffset); | |
722 } | |
723 } | |
724 else{ | |
725 OUTREG(OV0_LIN_TRANS_A, 0x12a00000); | |
726 OUTREG(OV0_LIN_TRANS_B, 0x1990190e); | |
727 OUTREG(OV0_LIN_TRANS_C, 0x12a0f9c0); | |
728 OUTREG(OV0_LIN_TRANS_D, 0xf3000442); | |
729 OUTREG(OV0_LIN_TRANS_E, 0x12a02040); | |
730 OUTREG(OV0_LIN_TRANS_F, 0x175f); | |
731 | |
732 /* Default Gamma, | |
733 Of 18 segments for gamma cure, all segments in R200 are programmable, | |
734 while only lower 4 and upper 2 segments are programmable in Radeon*/ | |
735 for(i=0; i<18; i++){ | |
736 OUTREG(r200_def_gamma[i].gammaReg, | |
737 (r200_def_gamma[i].gammaSlope<<16) | | |
738 r200_def_gamma[i].gammaOffset); | |
739 } | |
740 } | |
741 } | |
742 #endif | |
743 | |
744 static void radeon_vid_make_default(void) | |
745 { | |
746 #ifdef RAGE128 | |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
747 OUTREG(OV0_COLOUR_CNTL,0x00101000UL); /* Default brightness and saturation for Rage128 */ |
3996 | 748 #else |
749 make_default_gamma_correction(); | |
750 #endif | |
751 besr.deinterlace_pattern = 0x900AAAAA; | |
752 OUTREG(OV0_DEINTERLACE_PATTERN,besr.deinterlace_pattern); | |
753 besr.deinterlace_on=1; | |
754 besr.double_buff=1; | |
4869 | 755 besr.ckey_on=0; |
756 besr.graphics_key_msk=0; | |
757 besr.graphics_key_clr=0; | |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
5041
diff
changeset
|
758 besr.ckey_cntl = VIDEO_KEY_FN_TRUE|GRAPHIC_KEY_FN_TRUE|CMP_MIX_AND; |
3996 | 759 } |
760 | |
761 | |
762 unsigned vixGetVersion( void ) { return VIDIX_VERSION; } | |
763 | |
4107 | 764 static unsigned short ati_card_ids[] = |
3996 | 765 { |
766 #ifdef RAGE128 | |
767 /* | |
768 This driver should be compatible with Rage128 (pro) chips. | |
769 (include adaptive deinterlacing!!!). | |
770 Moreover: the same logic can be used with Mach64 chips. | |
771 (I mean: mach64xx, 3d rage, 3d rage IIc, 3D rage pro, 3d rage mobility). | |
772 but they are incompatible by i/o ports. So if enthusiasts will want | |
773 then they can redefine OUTREG and INREG macros and redefine OV0_* | |
774 constants. Also it seems that mach64 chips supports only: YUY2, YV12, UYVY | |
775 fourccs (422 and 420 formats only). | |
776 */ | |
777 /* Rage128 Pro GL */ | |
4107 | 778 DEVICE_ATI_RAGE_128_PA_PRO, |
779 DEVICE_ATI_RAGE_128_PB_PRO, | |
780 DEVICE_ATI_RAGE_128_PC_PRO, | |
781 DEVICE_ATI_RAGE_128_PD_PRO, | |
782 DEVICE_ATI_RAGE_128_PE_PRO, | |
783 DEVICE_ATI_RAGE_128_PF_PRO, | |
3996 | 784 /* Rage128 Pro VR */ |
4107 | 785 DEVICE_ATI_RAGE_128_PG_PRO, |
786 DEVICE_ATI_RAGE_128_PH_PRO, | |
787 DEVICE_ATI_RAGE_128_PI_PRO, | |
788 DEVICE_ATI_RAGE_128_PJ_PRO, | |
789 DEVICE_ATI_RAGE_128_PK_PRO, | |
790 DEVICE_ATI_RAGE_128_PL_PRO, | |
791 DEVICE_ATI_RAGE_128_PM_PRO, | |
792 DEVICE_ATI_RAGE_128_PN_PRO, | |
793 DEVICE_ATI_RAGE_128_PO_PRO, | |
794 DEVICE_ATI_RAGE_128_PP_PRO, | |
795 DEVICE_ATI_RAGE_128_PQ_PRO, | |
796 DEVICE_ATI_RAGE_128_PR_PRO, | |
797 DEVICE_ATI_RAGE_128_PS_PRO, | |
798 DEVICE_ATI_RAGE_128_PT_PRO, | |
799 DEVICE_ATI_RAGE_128_PU_PRO, | |
800 DEVICE_ATI_RAGE_128_PV_PRO, | |
801 DEVICE_ATI_RAGE_128_PW_PRO, | |
802 DEVICE_ATI_RAGE_128_PX_PRO, | |
3996 | 803 /* Rage128 GL */ |
4107 | 804 DEVICE_ATI_RAGE_128_RE_SG, |
805 DEVICE_ATI_RAGE_128_RF_SG, | |
806 DEVICE_ATI_RAGE_128_RG, | |
807 DEVICE_ATI_RAGE_128_RK_VR, | |
808 DEVICE_ATI_RAGE_128_RL_VR, | |
809 DEVICE_ATI_RAGE_128_SE_4X, | |
810 DEVICE_ATI_RAGE_128_SF_4X, | |
811 DEVICE_ATI_RAGE_128_SG_4X, | |
812 DEVICE_ATI_RAGE_128_4X, | |
813 DEVICE_ATI_RAGE_128_SK_4X, | |
814 DEVICE_ATI_RAGE_128_SL_4X, | |
815 DEVICE_ATI_RAGE_128_SM_4X, | |
816 DEVICE_ATI_RAGE_128_4X2, | |
817 DEVICE_ATI_RAGE_128_PRO, | |
818 DEVICE_ATI_RAGE_128_PRO2, | |
5165
51fcb1e5c96e
rage mobility m3 is rage128 based and not mach64 ...
michael
parents:
5044
diff
changeset
|
819 DEVICE_ATI_RAGE_128_PRO3, |
51fcb1e5c96e
rage mobility m3 is rage128 based and not mach64 ...
michael
parents:
5044
diff
changeset
|
820 /* these seem to be based on rage 128 instead of mach64 */ |
51fcb1e5c96e
rage mobility m3 is rage128 based and not mach64 ...
michael
parents:
5044
diff
changeset
|
821 DEVICE_ATI_RAGE_MOBILITY_M3, |
51fcb1e5c96e
rage mobility m3 is rage128 based and not mach64 ...
michael
parents:
5044
diff
changeset
|
822 DEVICE_ATI_RAGE_MOBILITY_M32 |
3996 | 823 #else |
824 /* Radeons (indeed: Rage 256 Pro ;) */ | |
4107 | 825 DEVICE_ATI_RADEON_8500_DV, |
826 DEVICE_ATI_RADEON_MOBILITY_M6, | |
827 DEVICE_ATI_RADEON_MOBILITY_M62, | |
828 DEVICE_ATI_RADEON_MOBILITY_M63, | |
8238
3f5788602dfd
Radeon Mobility M6 LX support by Daniel Pittman <daniel@rimspace.net>
alex
parents:
7493
diff
changeset
|
829 DEVICE_ATI_RADEON_MOBILITY_M64, |
4107 | 830 DEVICE_ATI_RADEON_QD, |
831 DEVICE_ATI_RADEON_QE, | |
832 DEVICE_ATI_RADEON_QF, | |
833 DEVICE_ATI_RADEON_QG, | |
834 DEVICE_ATI_RADEON_QL, | |
835 DEVICE_ATI_RADEON_QW, | |
836 DEVICE_ATI_RADEON_VE_QY, | |
8562
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
837 DEVICE_ATI_RADEON_VE_QZ, |
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
838 DEVICE_ATI_RADEON_9000_IF |
3996 | 839 #endif |
840 }; | |
841 | |
842 static int find_chip(unsigned chip_id) | |
843 { | |
844 unsigned i; | |
4107 | 845 for(i = 0;i < sizeof(ati_card_ids)/sizeof(unsigned short);i++) |
3996 | 846 { |
4107 | 847 if(chip_id == ati_card_ids[i]) return i; |
3996 | 848 } |
849 return -1; | |
850 } | |
851 | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
852 static pciinfo_t pci_info; |
3996 | 853 static int probed=0; |
854 | |
855 vidix_capability_t def_cap = | |
856 { | |
857 #ifdef RAGE128 | |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
858 "BES driver for Rage128 cards", |
3996 | 859 #else |
8564
e1329263197b
fixed a 10l, some cosmetics, and initial ppc (bigendian) support
alex
parents:
8562
diff
changeset
|
860 "BES driver for Radeon cards", |
3996 | 861 #endif |
4327 | 862 "Nick Kurshev", |
3996 | 863 TYPE_OUTPUT | TYPE_FX, |
4191 | 864 { 0, 0, 0, 0 }, |
4282 | 865 2048, |
866 2048, | |
3996 | 867 4, |
868 4, | |
869 -1, | |
4264 | 870 FLAG_UPSCALER | FLAG_DOWNSCALER | FLAG_EQUALIZER, |
4134 | 871 VENDOR_ATI, |
3996 | 872 0, |
873 { 0, 0, 0, 0} | |
874 }; | |
875 | |
876 | |
4191 | 877 int vixProbe( int verbose,int force ) |
3996 | 878 { |
879 pciinfo_t lst[MAX_PCI_DEVICES]; | |
880 unsigned i,num_pci; | |
881 int err; | |
4030 | 882 __verbose = verbose; |
3996 | 883 err = pci_scan(lst,&num_pci); |
884 if(err) | |
885 { | |
886 printf(RADEON_MSG" Error occured during pci scan: %s\n",strerror(err)); | |
887 return err; | |
888 } | |
889 else | |
890 { | |
891 err = ENXIO; | |
892 for(i=0;i<num_pci;i++) | |
893 { | |
4107 | 894 if(lst[i].vendor == VENDOR_ATI) |
3996 | 895 { |
896 int idx; | |
4191 | 897 const char *dname; |
3996 | 898 idx = find_chip(lst[i].device); |
4191 | 899 if(idx == -1 && force == PROBE_NORMAL) continue; |
900 dname = pci_device_name(VENDOR_ATI,lst[i].device); | |
901 dname = dname ? dname : "Unknown chip"; | |
902 printf(RADEON_MSG" Found chip: %s\n",dname); | |
3996 | 903 #ifndef RAGE128 |
4191 | 904 if(idx != -1) |
905 if(ati_card_ids[idx] == DEVICE_ATI_RADEON_QL || | |
906 ati_card_ids[idx] == DEVICE_ATI_RADEON_8500_DV || | |
907 ati_card_ids[idx] == DEVICE_ATI_RADEON_QW) IsR200 = 1; | |
3996 | 908 #endif |
4193 | 909 if(force > PROBE_NORMAL) |
910 { | |
911 printf(RADEON_MSG" Driver was forced. Was found %sknown chip\n",idx == -1 ? "un" : ""); | |
912 if(idx == -1) | |
913 #ifdef RAGE128 | |
4373 | 914 printf(RADEON_MSG" Assuming it as Rage128\n"); |
4193 | 915 #else |
4373 | 916 printf(RADEON_MSG" Assuming it as Radeon1\n"); |
4193 | 917 #endif |
918 } | |
4191 | 919 def_cap.device_id = lst[i].device; |
3996 | 920 err = 0; |
921 memcpy(&pci_info,&lst[i],sizeof(pciinfo_t)); | |
922 probed=1; | |
923 break; | |
924 } | |
925 } | |
926 } | |
927 if(err && verbose) printf(RADEON_MSG" Can't find chip\n"); | |
928 return err; | |
929 } | |
930 | |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
931 static void radeon_vid_dump_regs( void ); /* forward declaration */ |
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
932 |
3996 | 933 int vixInit( void ) |
934 { | |
4477 | 935 int err; |
4012 | 936 if(!probed) |
937 { | |
938 printf(RADEON_MSG" Driver was not probed but is being initializing\n"); | |
939 return EINTR; | |
940 } | |
941 if((radeon_mmio_base = map_phys_mem(pci_info.base2,0xFFFF))==(void *)-1) return ENOMEM; | |
3996 | 942 radeon_ram_size = INREG(CONFIG_MEMSIZE); |
943 /* mem size is bits [28:0], mask off the rest. Range: from 1Mb up to 512 Mb */ | |
944 radeon_ram_size &= CONFIG_MEMSIZE_MASK; | |
945 if((radeon_mem_base = map_phys_mem(pci_info.base0,radeon_ram_size))==(void *)-1) return ENOMEM; | |
4070
b61ba6c256dd
Minor interface changes: color and video keys are moved out from playback configuring
nick
parents:
4038
diff
changeset
|
946 memset(&besr,0,sizeof(bes_registers_t)); |
3996 | 947 radeon_vid_make_default(); |
948 printf(RADEON_MSG" Video memory = %uMb\n",radeon_ram_size/0x100000); | |
4477 | 949 err = mtrr_set_type(pci_info.base0,radeon_ram_size,MTRR_TYPE_WRCOMB); |
950 if(!err) printf(RADEON_MSG" Set write-combining type of video memory\n"); | |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
951 |
8553
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
952 radeon_fifo_wait(3); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
953 SAVED_OV0_GRAPHICS_KEY_CLR = INREG(OV0_GRAPHICS_KEY_CLR); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
954 SAVED_OV0_GRAPHICS_KEY_MSK = INREG(OV0_GRAPHICS_KEY_MSK); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
955 SAVED_OV0_VID_KEY_CLR = INREG(OV0_VID_KEY_CLR); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
956 SAVED_OV0_VID_KEY_MSK = INREG(OV0_VID_KEY_MSK); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
957 SAVED_OV0_KEY_CNTL = INREG(OV0_KEY_CNTL); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
958 printf(RADEON_MSG" Saved overlay colorkey settings\n"); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
959 |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
960 #ifdef RADEON |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
961 switch(def_cap.device_id) |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
962 { |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
963 case DEVICE_ATI_RADEON_MOBILITY_M6: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
964 case DEVICE_ATI_RADEON_MOBILITY_M62: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
965 case DEVICE_ATI_RADEON_MOBILITY_M64: |
8562
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
966 case DEVICE_ATI_RADEON_9000_IF: |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
967 rage_ckey_model=1; |
8771
06dd080d5362
MOBILITY_M63 (aka M6 LY) doesn't needs the rage ckey fix too - notified by Jorg Hansel <joerg.haensel@web.de>
alex
parents:
8770
diff
changeset
|
968 case DEVICE_ATI_RADEON_MOBILITY_M63: |
8770
39776935e99c
Radeon QW uses the normal Radeon colorkey mode - fix by Christophe Badina <christophe.badina@wanadoo.fr>
alex
parents:
8564
diff
changeset
|
969 case DEVICE_ATI_RADEON_QW: |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
970 case DEVICE_ATI_RADEON_QD: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
971 case DEVICE_ATI_RADEON_QE: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
972 case DEVICE_ATI_RADEON_QF: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
973 case DEVICE_ATI_RADEON_QG: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
974 case DEVICE_ATI_RADEON_VE_QY: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
975 case DEVICE_ATI_RADEON_VE_QZ: |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
976 is_shift_required=1; |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
977 break; |
8562
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
978 default: |
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
979 // printf(RADEON_MSG" Warning! Probably colorkeying isn't working correct!\n"); |
82ecba0b039b
Radeon 9000 support by Marcus Blomenkamp <Marcus.Blomenkamp@epost.de>
alex
parents:
8553
diff
changeset
|
980 break; |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
981 } |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
982 #endif |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
983 |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
984 if(__verbose > 1) radeon_vid_dump_regs(); |
3996 | 985 return 0; |
986 } | |
987 | |
988 void vixDestroy( void ) | |
989 { | |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
990 /* remove colorkeying */ |
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
991 radeon_fifo_wait(3); |
8553
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
992 OUTREG(OV0_GRAPHICS_KEY_CLR, SAVED_OV0_GRAPHICS_KEY_CLR); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
993 OUTREG(OV0_GRAPHICS_KEY_MSK, SAVED_OV0_GRAPHICS_KEY_MSK); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
994 OUTREG(OV0_VID_KEY_CLR, SAVED_OV0_VID_KEY_CLR); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
995 OUTREG(OV0_VID_KEY_MSK, SAVED_OV0_VID_KEY_MSK); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
996 OUTREG(OV0_KEY_CNTL, SAVED_OV0_KEY_CNTL); |
d952b097c720
correctly save and restore colorkey settings (based on patch by Svante Signell <svante.signell@telia.com>)
alex
parents:
8521
diff
changeset
|
997 printf(RADEON_MSG" Restored overlay colorkey settings\n"); |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
998 |
3996 | 999 unmap_phys_mem(radeon_mem_base,radeon_ram_size); |
4855 | 1000 unmap_phys_mem(radeon_mmio_base,0xFFFF); |
3996 | 1001 } |
1002 | |
1003 int vixGetCapability(vidix_capability_t *to) | |
1004 { | |
1005 memcpy(to,&def_cap,sizeof(vidix_capability_t)); | |
1006 return 0; | |
1007 } | |
1008 | |
6483 | 1009 /* |
1010 Full list of fourcc which are supported by Win2K redeon driver: | |
6564
652ada9f9b66
remove colorkeying if destroying the driver - fixes some bugs
alex
parents:
6483
diff
changeset
|
1011 YUY2, UYVY, DDES, OGLT, OGL2, OGLS, OGLB, OGNT, OGNZ, OGNS, |
6483 | 1012 IF09, YVU9, IMC4, M2IA, IYUV, VBID, DXT1, DXT2, DXT3, DXT4, DXT5 |
1013 */ | |
3996 | 1014 uint32_t supported_fourcc[] = |
1015 { | |
6483 | 1016 IMGFMT_Y800, IMGFMT_Y8, IMGFMT_YVU9, IMGFMT_IF09, |
3996 | 1017 IMGFMT_YV12, IMGFMT_I420, IMGFMT_IYUV, |
4455 | 1018 IMGFMT_UYVY, IMGFMT_YUY2, IMGFMT_YVYU, |
4429 | 1019 IMGFMT_RGB15, IMGFMT_BGR15, |
4416 | 1020 IMGFMT_RGB16, IMGFMT_BGR16, |
1021 IMGFMT_RGB32, IMGFMT_BGR32 | |
3996 | 1022 }; |
1023 | |
6483 | 1024 inline static int is_supported_fourcc(uint32_t fourcc) |
3996 | 1025 { |
6483 | 1026 unsigned int i; |
3996 | 1027 for(i=0;i<sizeof(supported_fourcc)/sizeof(uint32_t);i++) |
1028 { | |
1029 if(fourcc==supported_fourcc[i]) return 1; | |
1030 } | |
1031 return 0; | |
1032 } | |
1033 | |
1034 int vixQueryFourcc(vidix_fourcc_t *to) | |
1035 { | |
1036 if(is_supported_fourcc(to->fourcc)) | |
1037 { | |
1038 to->depth = VID_DEPTH_1BPP | VID_DEPTH_2BPP | | |
1039 VID_DEPTH_4BPP | VID_DEPTH_8BPP | | |
1040 VID_DEPTH_12BPP| VID_DEPTH_15BPP| | |
1041 VID_DEPTH_16BPP| VID_DEPTH_24BPP| | |
1042 VID_DEPTH_32BPP; | |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
5041
diff
changeset
|
1043 to->flags = VID_CAP_EXPAND | VID_CAP_SHRINK | VID_CAP_COLORKEY; |
3996 | 1044 return 0; |
1045 } | |
4015 | 1046 else to->depth = to->flags = 0; |
3996 | 1047 return ENOSYS; |
1048 } | |
1049 | |
1050 static void radeon_vid_dump_regs( void ) | |
1051 { | |
1052 size_t i; | |
4015 | 1053 printf(RADEON_MSG"*** Begin of DRIVER variables dump ***\n"); |
1054 printf(RADEON_MSG"radeon_mmio_base=%p\n",radeon_mmio_base); | |
1055 printf(RADEON_MSG"radeon_mem_base=%p\n",radeon_mem_base); | |
1056 printf(RADEON_MSG"radeon_overlay_off=%08X\n",radeon_overlay_off); | |
1057 printf(RADEON_MSG"radeon_ram_size=%08X\n",radeon_ram_size); | |
4666 | 1058 printf(RADEON_MSG"video mode: %ux%u@%u\n",radeon_get_xres(),radeon_get_yres(),radeon_vid_get_dbpp()); |
4015 | 1059 printf(RADEON_MSG"*** Begin of OV0 registers dump ***\n"); |
3996 | 1060 for(i=0;i<sizeof(vregs)/sizeof(video_registers_t);i++) |
4015 | 1061 printf(RADEON_MSG"%s = %08X\n",vregs[i].sname,INREG(vregs[i].name)); |
1062 printf(RADEON_MSG"*** End of OV0 registers dump ***\n"); | |
3996 | 1063 } |
1064 | |
1065 static void radeon_vid_stop_video( void ) | |
1066 { | |
1067 radeon_engine_idle(); | |
1068 OUTREG(OV0_SCALE_CNTL, SCALER_SOFT_RESET); | |
1069 OUTREG(OV0_EXCLUSIVE_HORZ, 0); | |
1070 OUTREG(OV0_AUTO_FLIP_CNTL, 0); /* maybe */ | |
1071 OUTREG(OV0_FILTER_CNTL, FILTER_HARDCODED_COEF); | |
1072 OUTREG(OV0_KEY_CNTL, GRAPHIC_KEY_FN_NE); | |
1073 OUTREG(OV0_TEST, 0); | |
1074 } | |
1075 | |
1076 static void radeon_vid_display_video( void ) | |
1077 { | |
1078 int bes_flags; | |
1079 radeon_fifo_wait(2); | |
1080 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); | |
1081 radeon_engine_idle(); | |
1082 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); | |
1083 radeon_fifo_wait(15); | |
4666 | 1084 |
1085 /* Shutdown capturing */ | |
1086 OUTREG(FCP_CNTL, FCP_CNTL__GND); | |
1087 OUTREG(CAP0_TRIG_CNTL, 0); | |
1088 | |
4689 | 1089 OUTREG(VID_BUFFER_CONTROL, (1<<16) | 0x01); |
1090 OUTREG(DISP_TEST_DEBUG_CNTL, 0); | |
4666 | 1091 |
3996 | 1092 OUTREG(OV0_AUTO_FLIP_CNTL,OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD); |
1093 | |
4611 | 1094 if(besr.deinterlace_on) OUTREG(OV0_DEINTERLACE_PATTERN,besr.deinterlace_pattern); |
3996 | 1095 #ifdef RAGE128 |
7493 | 1096 OUTREG(OV0_COLOUR_CNTL, (((besr.brightness*64)/1000) & 0x7f) | |
1097 (((besr.saturation*31+31000)/2000) << 8) | | |
1098 (((besr.saturation*31+31000)/2000) << 16)); | |
3996 | 1099 #endif |
1100 radeon_fifo_wait(2); | |
4869 | 1101 OUTREG(OV0_GRAPHICS_KEY_MSK, besr.graphics_key_msk); |
1102 OUTREG(OV0_GRAPHICS_KEY_CLR, besr.graphics_key_clr); | |
1103 OUTREG(OV0_KEY_CNTL,besr.ckey_cntl); | |
3996 | 1104 |
1105 OUTREG(OV0_H_INC, besr.h_inc); | |
1106 OUTREG(OV0_STEP_BY, besr.step_by); | |
1107 OUTREG(OV0_Y_X_START, besr.y_x_start); | |
1108 OUTREG(OV0_Y_X_END, besr.y_x_end); | |
1109 OUTREG(OV0_V_INC, besr.v_inc); | |
1110 OUTREG(OV0_P1_BLANK_LINES_AT_TOP, besr.p1_blank_lines_at_top); | |
1111 OUTREG(OV0_P23_BLANK_LINES_AT_TOP, besr.p23_blank_lines_at_top); | |
1112 OUTREG(OV0_VID_BUF_PITCH0_VALUE, besr.vid_buf_pitch0_value); | |
1113 OUTREG(OV0_VID_BUF_PITCH1_VALUE, besr.vid_buf_pitch1_value); | |
1114 OUTREG(OV0_P1_X_START_END, besr.p1_x_start_end); | |
1115 OUTREG(OV0_P2_X_START_END, besr.p2_x_start_end); | |
1116 OUTREG(OV0_P3_X_START_END, besr.p3_x_start_end); | |
1117 #ifdef RADEON | |
1118 OUTREG(OV0_BASE_ADDR, besr.base_addr); | |
1119 #endif | |
4930 | 1120 OUTREG(OV0_VID_BUF0_BASE_ADRS, besr.vid_buf_base_adrs_y[0]); |
5041 | 1121 OUTREG(OV0_VID_BUF1_BASE_ADRS, besr.vid_buf_base_adrs_v[0]); |
1122 OUTREG(OV0_VID_BUF2_BASE_ADRS, besr.vid_buf_base_adrs_u[0]); | |
3996 | 1123 radeon_fifo_wait(9); |
4930 | 1124 OUTREG(OV0_VID_BUF3_BASE_ADRS, besr.vid_buf_base_adrs_y[0]); |
5041 | 1125 OUTREG(OV0_VID_BUF4_BASE_ADRS, besr.vid_buf_base_adrs_v[0]); |
1126 OUTREG(OV0_VID_BUF5_BASE_ADRS, besr.vid_buf_base_adrs_u[0]); | |
3996 | 1127 OUTREG(OV0_P1_V_ACCUM_INIT, besr.p1_v_accum_init); |
1128 OUTREG(OV0_P1_H_ACCUM_INIT, besr.p1_h_accum_init); | |
1129 OUTREG(OV0_P23_H_ACCUM_INIT, besr.p23_h_accum_init); | |
1130 OUTREG(OV0_P23_V_ACCUM_INIT, besr.p23_v_accum_init); | |
1131 | |
6678 | 1132 #ifdef RADEON |
1133 bes_flags = SCALER_ENABLE | | |
1134 SCALER_SMART_SWITCH; | |
1135 // SCALER_HORZ_PICK_NEAREST | | |
1136 // SCALER_VERT_PICK_NEAREST | | |
1137 #endif | |
3996 | 1138 bes_flags = SCALER_ENABLE | |
1139 SCALER_SMART_SWITCH | | |
1140 SCALER_Y2R_TEMP | | |
1141 SCALER_PIX_EXPAND; | |
1142 if(besr.double_buff) bes_flags |= SCALER_DOUBLE_BUFFER; | |
1143 if(besr.deinterlace_on) bes_flags |= SCALER_ADAPTIVE_DEINT; | |
1144 #ifdef RAGE128 | |
1145 bes_flags |= SCALER_BURST_PER_PLANE; | |
1146 #endif | |
1147 switch(besr.fourcc) | |
1148 { | |
1149 case IMGFMT_RGB15: | |
1150 case IMGFMT_BGR15: bes_flags |= SCALER_SOURCE_15BPP; break; | |
4429 | 1151 case IMGFMT_RGB16: |
3996 | 1152 case IMGFMT_BGR16: bes_flags |= SCALER_SOURCE_16BPP; break; |
4416 | 1153 /* |
3996 | 1154 case IMGFMT_RGB24: |
1155 case IMGFMT_BGR24: bes_flags |= SCALER_SOURCE_24BPP; break; | |
4416 | 1156 */ |
3996 | 1157 case IMGFMT_RGB32: |
1158 case IMGFMT_BGR32: bes_flags |= SCALER_SOURCE_32BPP; break; | |
6483 | 1159 /* 4:1:0 */ |
3996 | 1160 case IMGFMT_IF09: |
1161 case IMGFMT_YVU9: bes_flags |= SCALER_SOURCE_YUV9; break; | |
6483 | 1162 /* 4:0:0 */ |
1163 case IMGFMT_Y800: | |
1164 case IMGFMT_Y8: | |
3996 | 1165 /* 4:2:0 */ |
1166 case IMGFMT_IYUV: | |
1167 case IMGFMT_I420: | |
6483 | 1168 case IMGFMT_YV12: bes_flags |= SCALER_SOURCE_YUV12; break; |
3996 | 1169 /* 4:2:2 */ |
4455 | 1170 case IMGFMT_YVYU: |
3996 | 1171 case IMGFMT_UYVY: bes_flags |= SCALER_SOURCE_YVYU422; break; |
1172 case IMGFMT_YUY2: | |
1173 default: bes_flags |= SCALER_SOURCE_VYUY422; break; | |
1174 } | |
1175 OUTREG(OV0_SCALE_CNTL, bes_flags); | |
1176 OUTREG(OV0_REG_LOAD_CNTL, 0); | |
4666 | 1177 if(__verbose > 1) printf(RADEON_MSG"we wanted: scaler=%08X\n",bes_flags); |
4030 | 1178 if(__verbose > 1) radeon_vid_dump_regs(); |
3996 | 1179 } |
1180 | |
4456 | 1181 static unsigned radeon_query_pitch(unsigned fourcc,const vidix_yuv_t *spitch) |
4009 | 1182 { |
4456 | 1183 unsigned pitch,spy,spv,spu; |
1184 spy = spv = spu = 0; | |
1185 switch(spitch->y) | |
1186 { | |
1187 case 16: | |
1188 case 32: | |
1189 case 64: | |
1190 case 128: | |
1191 case 256: spy = spitch->y; break; | |
1192 default: break; | |
1193 } | |
1194 switch(spitch->u) | |
1195 { | |
1196 case 16: | |
1197 case 32: | |
1198 case 64: | |
1199 case 128: | |
1200 case 256: spu = spitch->u; break; | |
1201 default: break; | |
1202 } | |
1203 switch(spitch->v) | |
1204 { | |
1205 case 16: | |
1206 case 32: | |
1207 case 64: | |
1208 case 128: | |
1209 case 256: spv = spitch->v; break; | |
1210 default: break; | |
1211 } | |
4009 | 1212 switch(fourcc) |
1213 { | |
1214 /* 4:2:0 */ | |
1215 case IMGFMT_IYUV: | |
1216 case IMGFMT_YV12: | |
4456 | 1217 case IMGFMT_I420: |
1218 if(spy > 16 && spu == spy/2 && spv == spy/2) pitch = spy; | |
1219 else pitch = 32; | |
1220 break; | |
6483 | 1221 /* 4:1:0 */ |
1222 case IMGFMT_IF09: | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1223 case IMGFMT_YVU9: |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1224 if(spy > 32 && spu == spy/4 && spv == spy/4) pitch = spy; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1225 else pitch = 64; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1226 break; |
4456 | 1227 default: |
1228 if(spy >= 16) pitch = spy; | |
1229 else pitch = 16; | |
1230 break; | |
4009 | 1231 } |
1232 return pitch; | |
1233 } | |
1234 | |
3996 | 1235 static int radeon_vid_init_video( vidix_playback_t *config ) |
1236 { | |
4930 | 1237 uint32_t i,tmp,src_w,src_h,dest_w,dest_h,pitch,h_inc,step_by,left,leftUV,top; |
6483 | 1238 int is_400,is_410,is_420,is_rgb32,is_rgb,best_pitch,mpitch; |
3996 | 1239 radeon_vid_stop_video(); |
1240 left = config->src.x << 16; | |
1241 top = config->src.y << 16; | |
1242 src_h = config->src.h; | |
1243 src_w = config->src.w; | |
6483 | 1244 is_400 = is_410 = is_420 = is_rgb32 = is_rgb = 0; |
3996 | 1245 if(config->fourcc == IMGFMT_YV12 || |
1246 config->fourcc == IMGFMT_I420 || | |
1247 config->fourcc == IMGFMT_IYUV) is_420 = 1; | |
6483 | 1248 if(config->fourcc == IMGFMT_YVU9 || |
1249 config->fourcc == IMGFMT_IF09) is_410 = 1; | |
1250 if(config->fourcc == IMGFMT_Y800 || | |
1251 config->fourcc == IMGFMT_Y8) is_400 = 1; | |
4416 | 1252 if(config->fourcc == IMGFMT_RGB32 || |
1253 config->fourcc == IMGFMT_BGR32) is_rgb32 = 1; | |
4571 | 1254 if(config->fourcc == IMGFMT_RGB32 || |
1255 config->fourcc == IMGFMT_BGR32 || | |
1256 config->fourcc == IMGFMT_RGB24 || | |
1257 config->fourcc == IMGFMT_BGR24 || | |
1258 config->fourcc == IMGFMT_RGB16 || | |
1259 config->fourcc == IMGFMT_BGR16 || | |
1260 config->fourcc == IMGFMT_RGB15 || | |
1261 config->fourcc == IMGFMT_BGR15) is_rgb = 1; | |
4456 | 1262 best_pitch = radeon_query_pitch(config->fourcc,&config->src.pitch); |
4415 | 1263 mpitch = best_pitch-1; |
3996 | 1264 switch(config->fourcc) |
1265 { | |
6483 | 1266 /* 4:0:0 */ |
1267 case IMGFMT_Y800: | |
1268 case IMGFMT_Y8: | |
1269 /* 4:1:0 */ | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1270 case IMGFMT_YVU9: |
6483 | 1271 case IMGFMT_IF09: |
3996 | 1272 /* 4:2:0 */ |
1273 case IMGFMT_IYUV: | |
1274 case IMGFMT_YV12: | |
4415 | 1275 case IMGFMT_I420: pitch = (src_w + mpitch) & ~mpitch; |
4015 | 1276 config->dest.pitch.y = |
1277 config->dest.pitch.u = | |
4415 | 1278 config->dest.pitch.v = best_pitch; |
3996 | 1279 break; |
4416 | 1280 /* RGB 4:4:4:4 */ |
1281 case IMGFMT_RGB32: | |
1282 case IMGFMT_BGR32: pitch = (src_w*4 + mpitch) & ~mpitch; | |
1283 config->dest.pitch.y = | |
1284 config->dest.pitch.u = | |
1285 config->dest.pitch.v = best_pitch; | |
1286 break; | |
3996 | 1287 /* 4:2:2 */ |
4455 | 1288 default: /* RGB15, RGB16, YVYU, UYVY, YUY2 */ |
4415 | 1289 pitch = ((src_w*2) + mpitch) & ~mpitch; |
3996 | 1290 config->dest.pitch.y = |
1291 config->dest.pitch.u = | |
4415 | 1292 config->dest.pitch.v = best_pitch; |
3996 | 1293 break; |
1294 } | |
1295 dest_w = config->dest.w; | |
1296 dest_h = config->dest.h; | |
1297 if(radeon_is_dbl_scan()) dest_h *= 2; | |
1298 besr.dest_bpp = radeon_vid_get_dbpp(); | |
1299 besr.fourcc = config->fourcc; | |
1300 besr.v_inc = (src_h << 20) / dest_h; | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1301 if(radeon_is_interlace()) besr.v_inc *= 2; |
3996 | 1302 h_inc = (src_w << 12) / dest_w; |
1303 step_by = 1; | |
1304 while(h_inc >= (2 << 12)) { | |
1305 step_by++; | |
1306 h_inc >>= 1; | |
1307 } | |
1308 | |
1309 /* keep everything in 16.16 */ | |
4015 | 1310 besr.base_addr = INREG(DISPLAY_BASE_ADDR); |
4666 | 1311 config->offsets[0] = 0; |
4930 | 1312 for(i=1;i<besr.vid_nbufs;i++) |
1313 config->offsets[i] = config->offsets[i-1]+config->frame_size; | |
6483 | 1314 if(is_420 || is_410 || is_400) |
3996 | 1315 { |
1316 uint32_t d1line,d2line,d3line; | |
1317 d1line = top*pitch; | |
6483 | 1318 if(is_420) |
1319 { | |
1320 d2line = src_h*pitch+(d1line>>2); | |
1321 d3line = d2line+((src_h*pitch)>>2); | |
1322 } | |
1323 else | |
1324 if(is_410) | |
1325 { | |
1326 d2line = src_h*pitch+(d1line>>4); | |
1327 d3line = d2line+((src_h*pitch)>>4); | |
1328 } | |
1329 else | |
1330 { | |
1331 d2line = 0; | |
1332 d3line = 0; | |
1333 } | |
3996 | 1334 d1line += (left >> 16) & ~15; |
6483 | 1335 if(is_420) |
1336 { | |
1337 d2line += (left >> 17) & ~15; | |
1338 d3line += (left >> 17) & ~15; | |
1339 } | |
1340 else | |
1341 if(is_410) | |
1342 { | |
1343 d2line += (left >> 18) & ~15; | |
1344 d3line += (left >> 18) & ~15; | |
1345 } | |
3996 | 1346 config->offset.y = d1line & VIF_BUF0_BASE_ADRS_MASK; |
6483 | 1347 if(is_400) |
1348 { | |
1349 config->offset.v = 0; | |
1350 config->offset.u = 0; | |
1351 } | |
1352 else | |
1353 { | |
1354 config->offset.v = d2line & VIF_BUF1_BASE_ADRS_MASK; | |
1355 config->offset.u = d3line & VIF_BUF2_BASE_ADRS_MASK; | |
1356 } | |
4930 | 1357 for(i=0;i<besr.vid_nbufs;i++) |
1358 { | |
1359 besr.vid_buf_base_adrs_y[i]=((radeon_overlay_off+config->offsets[i]+config->offset.y)&VIF_BUF0_BASE_ADRS_MASK); | |
6483 | 1360 if(is_400) |
1361 { | |
1362 besr.vid_buf_base_adrs_v[i]=0; | |
1363 besr.vid_buf_base_adrs_u[i]=0; | |
1364 } | |
1365 else | |
1366 { | |
1367 besr.vid_buf_base_adrs_v[i]=((radeon_overlay_off+config->offsets[i]+config->offset.v)&VIF_BUF1_BASE_ADRS_MASK)|VIF_BUF1_PITCH_SEL; | |
1368 besr.vid_buf_base_adrs_u[i]=((radeon_overlay_off+config->offsets[i]+config->offset.u)&VIF_BUF2_BASE_ADRS_MASK)|VIF_BUF2_PITCH_SEL; | |
1369 } | |
4930 | 1370 } |
1371 config->offset.y = ((besr.vid_buf_base_adrs_y[0])&VIF_BUF0_BASE_ADRS_MASK) - radeon_overlay_off; | |
6483 | 1372 if(is_400) |
1373 { | |
1374 config->offset.v = 0; | |
1375 config->offset.u = 0; | |
1376 } | |
1377 else | |
1378 { | |
1379 config->offset.v = ((besr.vid_buf_base_adrs_v[0])&VIF_BUF1_BASE_ADRS_MASK) - radeon_overlay_off; | |
1380 config->offset.u = ((besr.vid_buf_base_adrs_u[0])&VIF_BUF2_BASE_ADRS_MASK) - radeon_overlay_off; | |
1381 } | |
3996 | 1382 if(besr.fourcc == IMGFMT_I420 || besr.fourcc == IMGFMT_IYUV) |
1383 { | |
1384 uint32_t tmp; | |
1385 tmp = config->offset.u; | |
1386 config->offset.u = config->offset.v; | |
1387 config->offset.v = tmp; | |
1388 } | |
1389 } | |
1390 else | |
1391 { | |
1392 config->offset.y = config->offset.u = config->offset.v = ((left & ~7) << 1)&VIF_BUF0_BASE_ADRS_MASK; | |
4930 | 1393 for(i=0;i<besr.vid_nbufs;i++) |
1394 { | |
1395 besr.vid_buf_base_adrs_y[i] = | |
1396 besr.vid_buf_base_adrs_u[i] = | |
4932 | 1397 besr.vid_buf_base_adrs_v[i] = radeon_overlay_off + config->offsets[i] + config->offset.y; |
4930 | 1398 } |
3996 | 1399 } |
1400 | |
1401 tmp = (left & 0x0003ffff) + 0x00028000 + (h_inc << 3); | |
1402 besr.p1_h_accum_init = ((tmp << 4) & 0x000f8000) | | |
1403 ((tmp << 12) & 0xf0000000); | |
1404 | |
1405 tmp = ((left >> 1) & 0x0001ffff) + 0x00028000 + (h_inc << 2); | |
1406 besr.p23_h_accum_init = ((tmp << 4) & 0x000f8000) | | |
1407 ((tmp << 12) & 0x70000000); | |
1408 tmp = (top & 0x0000ffff) + 0x00018000; | |
1409 besr.p1_v_accum_init = ((tmp << 4) & OV0_P1_V_ACCUM_INIT_MASK) | |
1410 |(OV0_P1_MAX_LN_IN_PER_LN_OUT & 1); | |
1411 | |
1412 tmp = ((top >> 1) & 0x0000ffff) + 0x00018000; | |
6483 | 1413 besr.p23_v_accum_init = (is_420||is_410) ? |
1414 ((tmp << 4) & OV0_P23_V_ACCUM_INIT_MASK) | |
3996 | 1415 |(OV0_P23_MAX_LN_IN_PER_LN_OUT & 1) : 0; |
1416 | |
6483 | 1417 leftUV = (left >> (is_410?18:17)) & 15; |
3996 | 1418 left = (left >> 16) & 15; |
4571 | 1419 if(is_rgb && !is_rgb32) h_inc<<=1; |
4416 | 1420 if(is_rgb32) |
4571 | 1421 besr.h_inc = (h_inc >> 1) | ((h_inc >> 1) << 16); |
4416 | 1422 else |
6483 | 1423 if(is_410) |
1424 besr.h_inc = h_inc | ((h_inc >> 2) << 16); | |
1425 else | |
4416 | 1426 besr.h_inc = h_inc | ((h_inc >> 1) << 16); |
3996 | 1427 besr.step_by = step_by | (step_by << 8); |
1428 besr.y_x_start = (config->dest.x+X_ADJUST) | (config->dest.y << 16); | |
1429 besr.y_x_end = (config->dest.x + dest_w+X_ADJUST) | ((config->dest.y + dest_h) << 16); | |
1430 besr.p1_blank_lines_at_top = P1_BLNK_LN_AT_TOP_M1_MASK|((src_h-1)<<16); | |
6483 | 1431 if(is_420 || is_410) |
3996 | 1432 { |
6483 | 1433 src_h = (src_h + 1) >> (is_410?2:1); |
3996 | 1434 besr.p23_blank_lines_at_top = P23_BLNK_LN_AT_TOP_M1_MASK|((src_h-1)<<16); |
1435 } | |
1436 else besr.p23_blank_lines_at_top = 0; | |
1437 besr.vid_buf_pitch0_value = pitch; | |
6483 | 1438 besr.vid_buf_pitch1_value = is_410 ? pitch>>2 : is_420 ? pitch>>1 : pitch; |
3996 | 1439 besr.p1_x_start_end = (src_w+left-1)|(left<<16); |
6483 | 1440 if (is_410||is_420) src_w>>=is_410?2:1; |
1441 if(is_400) | |
1442 { | |
1443 besr.p2_x_start_end = 0; | |
1444 besr.p3_x_start_end = 0; | |
1445 } | |
1446 else | |
1447 { | |
1448 besr.p2_x_start_end = (src_w+left-1)|(leftUV<<16); | |
1449 besr.p3_x_start_end = besr.p2_x_start_end; | |
1450 } | |
4869 | 1451 |
3996 | 1452 return 0; |
1453 } | |
1454 | |
4009 | 1455 static void radeon_compute_framesize(vidix_playback_t *info) |
1456 { | |
4666 | 1457 unsigned pitch,awidth,dbpp; |
4456 | 1458 pitch = radeon_query_pitch(info->fourcc,&info->src.pitch); |
4666 | 1459 dbpp = radeon_vid_get_dbpp(); |
4033 | 1460 switch(info->fourcc) |
1461 { | |
1462 case IMGFMT_I420: | |
1463 case IMGFMT_YV12: | |
1464 case IMGFMT_IYUV: | |
4666 | 1465 awidth = (info->src.w + (pitch-1)) & ~(pitch-1); |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1466 info->frame_size = awidth*(info->src.h+info->src.h/2); |
4033 | 1467 break; |
6483 | 1468 case IMGFMT_Y800: |
1469 case IMGFMT_Y8: | |
1470 awidth = (info->src.w + (pitch-1)) & ~(pitch-1); | |
1471 info->frame_size = awidth*info->src.h; | |
1472 break; | |
1473 case IMGFMT_IF09: | |
1474 case IMGFMT_YVU9: | |
1475 awidth = (info->src.w + (pitch-1)) & ~(pitch-1); | |
1476 info->frame_size = awidth*(info->src.h+info->src.h/8); | |
1477 break; | |
4429 | 1478 case IMGFMT_RGB32: |
1479 case IMGFMT_BGR32: | |
4666 | 1480 awidth = (info->src.w*4 + (pitch-1)) & ~(pitch-1); |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1481 info->frame_size = awidth*info->src.h; |
4429 | 1482 break; |
1483 /* YUY2 YVYU, RGB15, RGB16 */ | |
4666 | 1484 default: |
1485 awidth = (info->src.w*2 + (pitch-1)) & ~(pitch-1); | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1486 info->frame_size = awidth*info->src.h; |
4033 | 1487 break; |
1488 } | |
4009 | 1489 } |
1490 | |
3996 | 1491 int vixConfigPlayback(vidix_playback_t *info) |
1492 { | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1493 unsigned rgb_size,nfr; |
3996 | 1494 if(!is_supported_fourcc(info->fourcc)) return ENOSYS; |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1495 if(info->num_frames>VID_PLAY_MAXFRAMES) info->num_frames=VID_PLAY_MAXFRAMES; |
4666 | 1496 if(info->num_frames==1) besr.double_buff=0; |
1497 else besr.double_buff=1; | |
4009 | 1498 radeon_compute_framesize(info); |
4930 | 1499 |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1500 rgb_size = radeon_get_xres()*radeon_get_yres()*((radeon_vid_get_dbpp()+7)/8); |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1501 nfr = info->num_frames; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1502 for(;nfr>0; nfr--) |
4930 | 1503 { |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1504 radeon_overlay_off = radeon_ram_size - info->frame_size*nfr; |
4930 | 1505 radeon_overlay_off &= 0xffff0000; |
1506 if(radeon_overlay_off >= (int)rgb_size ) break; | |
1507 } | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1508 if(nfr <= 3) |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1509 { |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1510 nfr = info->num_frames; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1511 for(;nfr>0; nfr--) |
4930 | 1512 { |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1513 radeon_overlay_off = radeon_ram_size - info->frame_size*nfr; |
4930 | 1514 radeon_overlay_off &= 0xffff0000; |
1515 if(radeon_overlay_off > 0) break; | |
1516 } | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1517 } |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1518 if(nfr <= 0) return EINVAL; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1519 info->num_frames = nfr; |
4930 | 1520 besr.vid_nbufs = info->num_frames; |
1521 info->dga_addr = (char *)radeon_mem_base + radeon_overlay_off; | |
3996 | 1522 radeon_vid_init_video(info); |
1523 return 0; | |
1524 } | |
1525 | |
1526 int vixPlaybackOn( void ) | |
1527 { | |
1528 radeon_vid_display_video(); | |
1529 return 0; | |
1530 } | |
1531 | |
1532 int vixPlaybackOff( void ) | |
1533 { | |
1534 radeon_vid_stop_video(); | |
1535 return 0; | |
1536 } | |
1537 | |
4033 | 1538 int vixPlaybackFrameSelect(unsigned frame) |
3996 | 1539 { |
4412 | 1540 uint32_t off[6]; |
4930 | 1541 int prev_frame= (frame-1+besr.vid_nbufs) % besr.vid_nbufs; |
4412 | 1542 /* |
1543 buf3-5 always should point onto second buffer for better | |
1544 deinterlacing and TV-in | |
1545 */ | |
4666 | 1546 if(!besr.double_buff) return 0; |
4930 | 1547 if(frame > besr.vid_nbufs) frame = besr.vid_nbufs-1; |
1548 if(prev_frame > (int)besr.vid_nbufs) prev_frame = besr.vid_nbufs-1; | |
1549 off[0] = besr.vid_buf_base_adrs_y[frame]; | |
1550 off[1] = besr.vid_buf_base_adrs_v[frame]; | |
1551 off[2] = besr.vid_buf_base_adrs_u[frame]; | |
1552 off[3] = besr.vid_buf_base_adrs_y[prev_frame]; | |
1553 off[4] = besr.vid_buf_base_adrs_v[prev_frame]; | |
1554 off[5] = besr.vid_buf_base_adrs_u[prev_frame]; | |
4855 | 1555 radeon_fifo_wait(8); |
3996 | 1556 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); |
4666 | 1557 radeon_engine_idle(); |
3996 | 1558 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); |
4412 | 1559 OUTREG(OV0_VID_BUF0_BASE_ADRS, off[0]); |
1560 OUTREG(OV0_VID_BUF1_BASE_ADRS, off[1]); | |
1561 OUTREG(OV0_VID_BUF2_BASE_ADRS, off[2]); | |
4413 | 1562 OUTREG(OV0_VID_BUF3_BASE_ADRS, off[3]); |
1563 OUTREG(OV0_VID_BUF4_BASE_ADRS, off[4]); | |
1564 OUTREG(OV0_VID_BUF5_BASE_ADRS, off[5]); | |
3996 | 1565 OUTREG(OV0_REG_LOAD_CNTL, 0); |
4930 | 1566 if(besr.vid_nbufs == 2) radeon_wait_vsync(); |
4030 | 1567 if(__verbose > 1) radeon_vid_dump_regs(); |
3996 | 1568 return 0; |
1569 } | |
1570 | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1571 vidix_video_eq_t equal = |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1572 { |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1573 VEQ_CAP_BRIGHTNESS | VEQ_CAP_SATURATION |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1574 #ifndef RAGE128 |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1575 | VEQ_CAP_CONTRAST | VEQ_CAP_HUE | VEQ_CAP_RGB_INTENSITY |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1576 #endif |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1577 , |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1578 0, 0, 0, 0, 0, 0, 0, 0 }; |
3996 | 1579 |
1580 int vixPlaybackGetEq( vidix_video_eq_t * eq) | |
1581 { | |
1582 memcpy(eq,&equal,sizeof(vidix_video_eq_t)); | |
1583 return 0; | |
1584 } | |
1585 | |
4229 | 1586 #ifndef RAGE128 |
1587 #define RTFSaturation(a) (1.0 + ((a)*1.0)/1000.0) | |
1588 #define RTFBrightness(a) (((a)*1.0)/2000.0) | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1589 #define RTFIntensity(a) (((a)*1.0)/2000.0) |
4229 | 1590 #define RTFContrast(a) (1.0 + ((a)*1.0)/1000.0) |
1591 #define RTFHue(a) (((a)*3.1416)/1000.0) | |
1592 #define RTFCheckParam(a) {if((a)<-1000) (a)=-1000; if((a)>1000) (a)=1000;} | |
1593 #endif | |
1594 | |
3996 | 1595 int vixPlaybackSetEq( const vidix_video_eq_t * eq) |
1596 { | |
1597 #ifdef RAGE128 | |
1598 int br,sat; | |
4229 | 1599 #else |
1600 int itu_space; | |
3996 | 1601 #endif |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1602 if(eq->cap & VEQ_CAP_BRIGHTNESS) equal.brightness = eq->brightness; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1603 if(eq->cap & VEQ_CAP_CONTRAST) equal.contrast = eq->contrast; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1604 if(eq->cap & VEQ_CAP_SATURATION) equal.saturation = eq->saturation; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1605 if(eq->cap & VEQ_CAP_HUE) equal.hue = eq->hue; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1606 if(eq->cap & VEQ_CAP_RGB_INTENSITY) |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1607 { |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1608 equal.red_intensity = eq->red_intensity; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1609 equal.green_intensity = eq->green_intensity; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1610 equal.blue_intensity = eq->blue_intensity; |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1611 } |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1612 equal.flags = eq->flags; |
3996 | 1613 #ifdef RAGE128 |
1614 br = equal.brightness * 64 / 1000; | |
4229 | 1615 if(br < -64) br = -64; if(br > 63) br = 63; |
4230 | 1616 sat = (equal.saturation + 1000) * 16 / 1000; |
4229 | 1617 if(sat < 0) sat = 0; if(sat > 31) sat = 31; |
3996 | 1618 OUTREG(OV0_COLOUR_CNTL, (br & 0x7f) | (sat << 8) | (sat << 16)); |
1619 #else | |
4229 | 1620 itu_space = equal.flags == VEQ_FLG_ITU_R_BT_709 ? 1 : 0; |
1621 RTFCheckParam(equal.brightness); | |
1622 RTFCheckParam(equal.saturation); | |
1623 RTFCheckParam(equal.contrast); | |
1624 RTFCheckParam(equal.hue); | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1625 RTFCheckParam(equal.red_intensity); |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1626 RTFCheckParam(equal.green_intensity); |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1627 RTFCheckParam(equal.blue_intensity); |
4229 | 1628 radeon_set_transform(RTFBrightness(equal.brightness), |
1629 RTFContrast(equal.contrast), | |
1630 RTFSaturation(equal.saturation), | |
1631 RTFHue(equal.hue), | |
4319
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1632 RTFIntensity(equal.red_intensity), |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1633 RTFIntensity(equal.green_intensity), |
2d64382e8dcf
intense->intensity + capability extension + fixing R200 color correction bug
nick
parents:
4286
diff
changeset
|
1634 RTFIntensity(equal.blue_intensity), |
4229 | 1635 itu_space); |
3996 | 1636 #endif |
1637 return 0; | |
1638 } | |
1639 | |
4611 | 1640 int vixPlaybackSetDeint( const vidix_deinterlace_t * info) |
1641 { | |
1642 unsigned sflg; | |
1643 switch(info->flags) | |
1644 { | |
1645 default: | |
1646 case CFG_NON_INTERLACED: | |
1647 besr.deinterlace_on = 0; | |
1648 break; | |
1649 case CFG_EVEN_ODD_INTERLACING: | |
1650 case CFG_INTERLACED: | |
1651 besr.deinterlace_on = 1; | |
1652 besr.deinterlace_pattern = 0x900AAAAA; | |
1653 break; | |
1654 case CFG_ODD_EVEN_INTERLACING: | |
1655 besr.deinterlace_on = 1; | |
1656 besr.deinterlace_pattern = 0x00055555; | |
1657 break; | |
1658 case CFG_UNIQUE_INTERLACING: | |
1659 besr.deinterlace_on = 1; | |
1660 besr.deinterlace_pattern = info->deinterlace_pattern; | |
1661 break; | |
1662 } | |
1663 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); | |
1664 radeon_engine_idle(); | |
1665 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); | |
1666 radeon_fifo_wait(15); | |
1667 sflg = INREG(OV0_SCALE_CNTL); | |
1668 if(besr.deinterlace_on) | |
1669 { | |
1670 OUTREG(OV0_SCALE_CNTL,sflg | SCALER_ADAPTIVE_DEINT); | |
1671 OUTREG(OV0_DEINTERLACE_PATTERN,besr.deinterlace_pattern); | |
1672 } | |
1673 else OUTREG(OV0_SCALE_CNTL,sflg & (~SCALER_ADAPTIVE_DEINT)); | |
1674 OUTREG(OV0_REG_LOAD_CNTL, 0); | |
1675 return 0; | |
1676 } | |
1677 | |
1678 int vixPlaybackGetDeint( vidix_deinterlace_t * info) | |
1679 { | |
1680 if(!besr.deinterlace_on) info->flags = CFG_NON_INTERLACED; | |
1681 else | |
1682 { | |
1683 info->flags = CFG_UNIQUE_INTERLACING; | |
1684 info->deinterlace_pattern = besr.deinterlace_pattern; | |
1685 } | |
1686 return 0; | |
1687 } | |
4869 | 1688 |
1689 | |
1690 /* Graphic keys */ | |
1691 static vidix_grkey_t radeon_grkey; | |
1692 | |
1693 static void set_gr_key( void ) | |
1694 { | |
1695 if(radeon_grkey.ckey.op == CKEY_TRUE) | |
1696 { | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1697 int dbpp=radeon_vid_get_dbpp(); |
4869 | 1698 besr.ckey_on=1; |
1699 | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1700 switch(dbpp) |
4869 | 1701 { |
1702 case 15: | |
1703 besr.graphics_key_clr= | |
1704 ((radeon_grkey.ckey.blue &0xF8)>>3) | |
1705 | ((radeon_grkey.ckey.green&0xF8)<<2) | |
1706 | ((radeon_grkey.ckey.red &0xF8)<<7); | |
1707 break; | |
1708 case 16: | |
1709 besr.graphics_key_clr= | |
1710 ((radeon_grkey.ckey.blue &0xF8)>>3) | |
1711 | ((radeon_grkey.ckey.green&0xFC)<<3) | |
1712 | ((radeon_grkey.ckey.red &0xF8)<<8); | |
1713 break; | |
1714 case 24: | |
1715 besr.graphics_key_clr= | |
1716 ((radeon_grkey.ckey.blue &0xFF)) | |
1717 | ((radeon_grkey.ckey.green&0xFF)<<8) | |
1718 | ((radeon_grkey.ckey.red &0xFF)<<16); | |
1719 break; | |
1720 case 32: | |
1721 besr.graphics_key_clr= | |
1722 ((radeon_grkey.ckey.blue &0xFF)) | |
1723 | ((radeon_grkey.ckey.green&0xFF)<<8) | |
1724 | ((radeon_grkey.ckey.red &0xFF)<<16); | |
1725 break; | |
1726 default: | |
1727 besr.ckey_on=0; | |
1728 besr.graphics_key_msk=0; | |
1729 besr.graphics_key_clr=0; | |
1730 } | |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1731 #ifdef RAGE128 |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1732 besr.graphics_key_msk=(1<<dbpp)-1; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1733 besr.ckey_cntl = VIDEO_KEY_FN_TRUE|GRAPHIC_KEY_FN_NE|CMP_MIX_AND; |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1734 #else |
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1735 besr.graphics_key_msk=besr.graphics_key_clr; |
8521
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
1736 besr.ckey_cntl = VIDEO_KEY_FN_TRUE|CMP_MIX_AND; |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
1737 if(rage_ckey_model) |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
1738 besr.ckey_cntl |= GRAPHIC_KEY_FN_NE; |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
1739 else |
8996a4599a41
the long awaited pink screen + shift fix for radeon, based on patch by Svante Signell <svante.signell@telia.com>, Carl (mlist.mplayer.users@urs.us) and Nick Kurshve <nickolsk@yandex.ru>
alex
parents:
8238
diff
changeset
|
1740 besr.ckey_cntl |= GRAPHIC_KEY_FN_EQ; |
6254
034b12194350
rage128/radeon fixes, mach64 mess^H^H^H^Hcleanup, pm3 driver.
arpi
parents:
5165
diff
changeset
|
1741 #endif |
4869 | 1742 } |
1743 else | |
1744 { | |
1745 besr.ckey_on=0; | |
1746 besr.graphics_key_msk=0; | |
1747 besr.graphics_key_clr=0; | |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
5041
diff
changeset
|
1748 besr.ckey_cntl = VIDEO_KEY_FN_TRUE|GRAPHIC_KEY_FN_TRUE|CMP_MIX_AND; |
4869 | 1749 } |
5044
43dc579db3d1
Fixed color key definitions. Waiting for new bugreports ;)
nick
parents:
5041
diff
changeset
|
1750 radeon_fifo_wait(3); |
4869 | 1751 OUTREG(OV0_GRAPHICS_KEY_MSK, besr.graphics_key_msk); |
1752 OUTREG(OV0_GRAPHICS_KEY_CLR, besr.graphics_key_clr); | |
1753 OUTREG(OV0_KEY_CNTL,besr.ckey_cntl); | |
1754 } | |
1755 | |
1756 int vixGetGrKeys(vidix_grkey_t *grkey) | |
1757 { | |
1758 memcpy(grkey, &radeon_grkey, sizeof(vidix_grkey_t)); | |
1759 return(0); | |
1760 } | |
1761 | |
1762 int vixSetGrKeys(const vidix_grkey_t *grkey) | |
1763 { | |
1764 memcpy(&radeon_grkey, grkey, sizeof(vidix_grkey_t)); | |
1765 set_gr_key(); | |
1766 return(0); | |
1767 } |