Mercurial > mplayer.hg
annotate drivers/radeon/radeon_vid.c @ 16740:e168c0704cfc
change to switch/case for dumpsub
author | ods15 |
---|---|
date | Wed, 12 Oct 2005 14:37:03 +0000 |
parents | 6e35326c742f |
children |
rev | line source |
---|---|
2870 | 1 /* |
2 * | |
3 * radeon_vid.c | |
4 * | |
5 * Copyright (C) 2001 Nick Kurshev | |
6 * | |
3164 | 7 * BES YUV video overlay driver for Radeon/Rage128Pro/Rage128 cards |
2870 | 8 * |
9 * This software has been released under the terms of the GNU Public | |
10 * license. See http://www.gnu.org/copyleft/gpl.html for details. | |
11 * | |
12 * This file is partly based on mga_vid and sis_vid stuff from | |
13 * mplayer's package. | |
2917 | 14 * Also here was used code from CVS of GATOS project and X11 trees. |
3366 | 15 * |
16 * SPECIAL THANKS TO: Hans-Peter Raschke for active testing and hacking | |
17 * Rage128(pro) stuff of this driver. | |
2870 | 18 */ |
19 | |
3940 | 20 #define RADEON_VID_VERSION "1.2.1" |
2951 | 21 |
2870 | 22 /* |
23 It's entirely possible this major conflicts with something else | |
24 mknod /dev/radeon_vid c 178 0 | |
3164 | 25 or |
26 mknod /dev/rage128_vid c 178 0 | |
3380 | 27 for Rage128/Rage128Pro chips (although it doesn't matter) |
3164 | 28 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ |
29 TESTED and WORKING formats: YUY2, UYVY, IYUV, I420, YV12 | |
30 ----------------------------------------------------------- | |
2870 | 31 TODO: |
3164 | 32 Highest priority: fbvid.h compatibility |
3366 | 33 High priority: Fixing BUGS |
34 Middle priority: RGB/BGR 2-32, YVU9, IF09 support | |
35 Low priority: CLPL, IYU1, IYU2, UYNV, CYUV, YUNV, YVYU, Y41P, Y211, Y41T, | |
36 ^^^^ | |
37 Y42T, V422, V655, CLJR, YUVP, UYVP, Mpeg PES (mpeg-1,2) support | |
38 ........................................................... | |
39 BUGS and LACKS: | |
40 Color and video keys don't work | |
2870 | 41 */ |
42 | |
43 #include <linux/config.h> | |
44 #include <linux/version.h> | |
45 #include <linux/module.h> | |
46 #include <linux/types.h> | |
47 #include <linux/kernel.h> | |
48 #include <linux/sched.h> | |
49 #include <linux/mm.h> | |
50 #include <linux/string.h> | |
51 #include <linux/errno.h> | |
52 #include <linux/slab.h> | |
53 #include <linux/pci.h> | |
54 #include <linux/ioport.h> | |
55 #include <linux/init.h> | |
3265 | 56 #include <linux/byteorder/swab.h> |
2870 | 57 |
58 #include "radeon_vid.h" | |
59 #include "radeon.h" | |
60 | |
61 #ifdef CONFIG_MTRR | |
62 #include <asm/mtrr.h> | |
63 #endif | |
64 | |
65 #include <asm/uaccess.h> | |
66 #include <asm/system.h> | |
67 #include <asm/io.h> | |
68 | |
69 #define TRUE 1 | |
70 #define FALSE 0 | |
71 | |
72 #define RADEON_VID_MAJOR 178 | |
73 | |
74 | |
75 MODULE_AUTHOR("Nick Kurshev <nickols_k@mail.ru>"); | |
3198 | 76 #ifdef RAGE128 |
77 MODULE_DESCRIPTION("Accelerated YUV BES driver for Rage128. Version: "RADEON_VID_VERSION); | |
78 #else | |
79 MODULE_DESCRIPTION("Accelerated YUV BES driver for Radeons. Version: "RADEON_VID_VERSION); | |
80 #endif | |
2965 | 81 #ifdef MODULE_LICENSE |
2870 | 82 MODULE_LICENSE("GPL"); |
2965 | 83 #endif |
3265 | 84 #ifdef CONFIG_MTRR |
85 MODULE_PARM(mtrr, "i"); | |
86 MODULE_PARM_DESC(mtrr, "Tune MTRR (touch=1(default))"); | |
87 static int mtrr __initdata = 1; | |
88 static struct { int vram; int vram_valid; } smtrr; | |
89 #endif | |
90 MODULE_PARM(swap_fourcc, "i"); | |
11000 | 91 MODULE_PARM_DESC(swap_fourcc, "Swap fourcc (don't swap=0(default))"); |
3265 | 92 static int swap_fourcc __initdata = 0; |
2870 | 93 |
3164 | 94 #ifdef RAGE128 |
95 #define RVID_MSG "rage128_vid: " | |
96 #define X_ADJUST 0 | |
97 #else | |
98 #define RVID_MSG "radeon_vid: " | |
99 #define X_ADJUST 8 | |
3198 | 100 #ifndef RADEON |
101 #define RADEON | |
102 #endif | |
3164 | 103 #endif |
104 | |
3348 | 105 #undef DEBUG |
106 #if DEBUG | |
107 #define RTRACE printk | |
108 #else | |
109 #define RTRACE(...) ((void)0) | |
110 #endif | |
111 | |
6789 | 112 #ifndef min |
113 #define min(a,b) (a < b ? a : b) | |
114 #endif | |
115 | |
3940 | 116 #ifndef RAGE128 |
117 #if defined(__i386__) | |
118 /* Ugly but only way */ | |
119 #undef AVOID_FPU | |
120 static double inline __FastSin(double x) | |
121 { | |
122 register double res; | |
123 __asm __volatile("fsin":"=t"(res):"0"(x)); | |
124 return res; | |
125 } | |
126 #undef sin | |
127 #define sin(x) __FastSin(x) | |
128 | |
129 static double inline __FastCos(double x) | |
130 { | |
131 register double res; | |
132 __asm __volatile("fcos":"=t"(res):"0"(x)); | |
133 return res; | |
134 } | |
135 #undef cos | |
136 #define cos(x) __FastCos(x) | |
137 #else | |
3944 | 138 #include "generic_math.h" |
3940 | 139 #endif /*__386__*/ |
140 #endif /*RAGE128*/ | |
141 | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
142 #if !defined( RAGE128 ) && !defined( AVOID_FPU ) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
143 #define RADEON_FPU 1 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
144 #endif |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
145 |
2870 | 146 typedef struct bes_registers_s |
147 { | |
148 /* base address of yuv framebuffer */ | |
149 uint32_t yuv_base; | |
150 uint32_t fourcc; | |
3278 | 151 uint32_t dest_bpp; |
2870 | 152 /* YUV BES registers */ |
153 uint32_t reg_load_cntl; | |
154 uint32_t h_inc; | |
155 uint32_t step_by; | |
156 uint32_t y_x_start; | |
157 uint32_t y_x_end; | |
158 uint32_t v_inc; | |
159 uint32_t p1_blank_lines_at_top; | |
3019 | 160 uint32_t p23_blank_lines_at_top; |
2870 | 161 uint32_t vid_buf_pitch0_value; |
2944 | 162 uint32_t vid_buf_pitch1_value; |
2870 | 163 uint32_t p1_x_start_end; |
164 uint32_t p2_x_start_end; | |
165 uint32_t p3_x_start_end; | |
3122 | 166 uint32_t base_addr; |
2870 | 167 uint32_t vid_buf0_base_adrs; |
168 /* These ones are for auto flip: maybe in the future */ | |
169 uint32_t vid_buf1_base_adrs; | |
170 uint32_t vid_buf2_base_adrs; | |
171 uint32_t vid_buf3_base_adrs; | |
172 uint32_t vid_buf4_base_adrs; | |
173 uint32_t vid_buf5_base_adrs; | |
174 | |
175 uint32_t p1_v_accum_init; | |
176 uint32_t p1_h_accum_init; | |
3019 | 177 uint32_t p23_v_accum_init; |
2870 | 178 uint32_t p23_h_accum_init; |
179 uint32_t scale_cntl; | |
180 uint32_t exclusive_horz; | |
181 uint32_t auto_flip_cntl; | |
182 uint32_t filter_cntl; | |
3250 | 183 uint32_t key_cntl; |
184 uint32_t test; | |
185 /* Configurable stuff */ | |
186 int double_buff; | |
3278 | 187 |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
188 int brightness; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
189 int saturation; |
3278 | 190 |
191 int ckey_on; | |
2870 | 192 uint32_t graphics_key_clr; |
3278 | 193 uint32_t graphics_key_msk; |
194 | |
3250 | 195 int deinterlace_on; |
196 uint32_t deinterlace_pattern; | |
3278 | 197 |
2870 | 198 } bes_registers_t; |
199 | |
200 typedef struct video_registers_s | |
201 { | |
3348 | 202 #ifdef DEBUG |
3305 | 203 const char * sname; |
3348 | 204 #endif |
2870 | 205 uint32_t name; |
206 uint32_t value; | |
207 }video_registers_t; | |
208 | |
209 static bes_registers_t besr; | |
3900
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
210 #ifndef RAGE128 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
211 static int IsR200=0; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
212 #endif |
3348 | 213 #ifdef DEBUG |
214 #define DECLARE_VREG(name) { #name, name, 0 } | |
215 #else | |
216 #define DECLARE_VREG(name) { name, 0 } | |
217 #endif | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
218 #ifdef DEBUG |
2870 | 219 static video_registers_t vregs[] = |
220 { | |
3473 | 221 DECLARE_VREG(VIDEOMUX_CNTL), |
222 DECLARE_VREG(VIPPAD_MASK), | |
223 DECLARE_VREG(VIPPAD1_A), | |
224 DECLARE_VREG(VIPPAD1_EN), | |
225 DECLARE_VREG(VIPPAD1_Y), | |
3348 | 226 DECLARE_VREG(OV0_Y_X_START), |
227 DECLARE_VREG(OV0_Y_X_END), | |
228 DECLARE_VREG(OV0_PIPELINE_CNTL), | |
229 DECLARE_VREG(OV0_EXCLUSIVE_HORZ), | |
230 DECLARE_VREG(OV0_EXCLUSIVE_VERT), | |
231 DECLARE_VREG(OV0_REG_LOAD_CNTL), | |
232 DECLARE_VREG(OV0_SCALE_CNTL), | |
233 DECLARE_VREG(OV0_V_INC), | |
234 DECLARE_VREG(OV0_P1_V_ACCUM_INIT), | |
235 DECLARE_VREG(OV0_P23_V_ACCUM_INIT), | |
236 DECLARE_VREG(OV0_P1_BLANK_LINES_AT_TOP), | |
237 DECLARE_VREG(OV0_P23_BLANK_LINES_AT_TOP), | |
3487 | 238 #ifdef RADEON |
3348 | 239 DECLARE_VREG(OV0_BASE_ADDR), |
3487 | 240 #endif |
3348 | 241 DECLARE_VREG(OV0_VID_BUF0_BASE_ADRS), |
242 DECLARE_VREG(OV0_VID_BUF1_BASE_ADRS), | |
243 DECLARE_VREG(OV0_VID_BUF2_BASE_ADRS), | |
244 DECLARE_VREG(OV0_VID_BUF3_BASE_ADRS), | |
245 DECLARE_VREG(OV0_VID_BUF4_BASE_ADRS), | |
246 DECLARE_VREG(OV0_VID_BUF5_BASE_ADRS), | |
247 DECLARE_VREG(OV0_VID_BUF_PITCH0_VALUE), | |
248 DECLARE_VREG(OV0_VID_BUF_PITCH1_VALUE), | |
249 DECLARE_VREG(OV0_AUTO_FLIP_CNTL), | |
250 DECLARE_VREG(OV0_DEINTERLACE_PATTERN), | |
251 DECLARE_VREG(OV0_SUBMIT_HISTORY), | |
252 DECLARE_VREG(OV0_H_INC), | |
253 DECLARE_VREG(OV0_STEP_BY), | |
254 DECLARE_VREG(OV0_P1_H_ACCUM_INIT), | |
255 DECLARE_VREG(OV0_P23_H_ACCUM_INIT), | |
256 DECLARE_VREG(OV0_P1_X_START_END), | |
257 DECLARE_VREG(OV0_P2_X_START_END), | |
258 DECLARE_VREG(OV0_P3_X_START_END), | |
259 DECLARE_VREG(OV0_FILTER_CNTL), | |
260 DECLARE_VREG(OV0_FOUR_TAP_COEF_0), | |
261 DECLARE_VREG(OV0_FOUR_TAP_COEF_1), | |
262 DECLARE_VREG(OV0_FOUR_TAP_COEF_2), | |
263 DECLARE_VREG(OV0_FOUR_TAP_COEF_3), | |
264 DECLARE_VREG(OV0_FOUR_TAP_COEF_4), | |
265 DECLARE_VREG(OV0_FLAG_CNTL), | |
3470 | 266 #ifdef RAGE128 |
3348 | 267 DECLARE_VREG(OV0_COLOUR_CNTL), |
3470 | 268 #else |
269 DECLARE_VREG(OV0_SLICE_CNTL), | |
270 #endif | |
3348 | 271 DECLARE_VREG(OV0_VID_KEY_CLR), |
272 DECLARE_VREG(OV0_VID_KEY_MSK), | |
273 DECLARE_VREG(OV0_GRAPHICS_KEY_CLR), | |
274 DECLARE_VREG(OV0_GRAPHICS_KEY_MSK), | |
275 DECLARE_VREG(OV0_KEY_CNTL), | |
276 DECLARE_VREG(OV0_TEST), | |
277 DECLARE_VREG(OV0_LIN_TRANS_A), | |
278 DECLARE_VREG(OV0_LIN_TRANS_B), | |
279 DECLARE_VREG(OV0_LIN_TRANS_C), | |
280 DECLARE_VREG(OV0_LIN_TRANS_D), | |
281 DECLARE_VREG(OV0_LIN_TRANS_E), | |
282 DECLARE_VREG(OV0_LIN_TRANS_F), | |
283 DECLARE_VREG(OV0_GAMMA_0_F), | |
284 DECLARE_VREG(OV0_GAMMA_10_1F), | |
285 DECLARE_VREG(OV0_GAMMA_20_3F), | |
286 DECLARE_VREG(OV0_GAMMA_40_7F), | |
287 DECLARE_VREG(OV0_GAMMA_380_3BF), | |
3473 | 288 DECLARE_VREG(OV0_GAMMA_3C0_3FF), |
289 DECLARE_VREG(SUBPIC_CNTL), | |
290 DECLARE_VREG(SUBPIC_DEFCOLCON), | |
291 DECLARE_VREG(SUBPIC_Y_X_START), | |
292 DECLARE_VREG(SUBPIC_Y_X_END), | |
293 DECLARE_VREG(SUBPIC_V_INC), | |
294 DECLARE_VREG(SUBPIC_H_INC), | |
295 DECLARE_VREG(SUBPIC_BUF0_OFFSET), | |
296 DECLARE_VREG(SUBPIC_BUF1_OFFSET), | |
297 DECLARE_VREG(SUBPIC_LC0_OFFSET), | |
298 DECLARE_VREG(SUBPIC_LC1_OFFSET), | |
299 DECLARE_VREG(SUBPIC_PITCH), | |
300 DECLARE_VREG(SUBPIC_BTN_HLI_COLCON), | |
301 DECLARE_VREG(SUBPIC_BTN_HLI_Y_X_START), | |
302 DECLARE_VREG(SUBPIC_BTN_HLI_Y_X_END), | |
303 DECLARE_VREG(SUBPIC_PALETTE_INDEX), | |
304 DECLARE_VREG(SUBPIC_PALETTE_DATA), | |
305 DECLARE_VREG(SUBPIC_H_ACCUM_INIT), | |
306 DECLARE_VREG(SUBPIC_V_ACCUM_INIT), | |
307 DECLARE_VREG(IDCT_RUNS), | |
308 DECLARE_VREG(IDCT_LEVELS), | |
309 DECLARE_VREG(IDCT_AUTH_CONTROL), | |
310 DECLARE_VREG(IDCT_AUTH), | |
311 DECLARE_VREG(IDCT_CONTROL) | |
2870 | 312 }; |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
313 #endif |
2870 | 314 static uint32_t radeon_vid_in_use = 0; |
315 | |
316 static uint8_t *radeon_mmio_base = 0; | |
317 static uint32_t radeon_mem_base = 0; | |
3019 | 318 static int32_t radeon_overlay_off = 0; |
2870 | 319 static uint32_t radeon_ram_size = 0; |
3263 | 320 #define PARAM_BUFF_SIZE 4096 |
321 static uint8_t *radeon_param_buff = NULL; | |
322 static uint32_t radeon_param_buff_size=0; | |
323 static uint32_t radeon_param_buff_len=0; /* real length of buffer */ | |
2870 | 324 static mga_vid_config_t radeon_config; |
325 | |
3122 | 326 static char *fourcc_format_name(int format) |
327 { | |
328 switch(format) | |
329 { | |
330 case IMGFMT_RGB8: return("RGB 8-bit"); | |
331 case IMGFMT_RGB15: return("RGB 15-bit"); | |
332 case IMGFMT_RGB16: return("RGB 16-bit"); | |
333 case IMGFMT_RGB24: return("RGB 24-bit"); | |
334 case IMGFMT_RGB32: return("RGB 32-bit"); | |
335 case IMGFMT_BGR8: return("BGR 8-bit"); | |
336 case IMGFMT_BGR15: return("BGR 15-bit"); | |
337 case IMGFMT_BGR16: return("BGR 16-bit"); | |
338 case IMGFMT_BGR24: return("BGR 24-bit"); | |
339 case IMGFMT_BGR32: return("BGR 32-bit"); | |
340 case IMGFMT_YVU9: return("Planar YVU9"); | |
341 case IMGFMT_IF09: return("Planar IF09"); | |
342 case IMGFMT_YV12: return("Planar YV12"); | |
343 case IMGFMT_I420: return("Planar I420"); | |
344 case IMGFMT_IYUV: return("Planar IYUV"); | |
345 case IMGFMT_CLPL: return("Planar CLPL"); | |
3198 | 346 case IMGFMT_Y800: return("Planar Y800"); |
347 case IMGFMT_Y8: return("Planar Y8"); | |
348 case IMGFMT_IUYV: return("Packed IUYV"); | |
349 case IMGFMT_IY41: return("Packed IY41"); | |
3122 | 350 case IMGFMT_IYU1: return("Packed IYU1"); |
351 case IMGFMT_IYU2: return("Packed IYU2"); | |
352 case IMGFMT_UYNV: return("Packed UYNV"); | |
353 case IMGFMT_cyuv: return("Packed CYUV"); | |
3198 | 354 case IMGFMT_Y422: return("Packed Y422"); |
3122 | 355 case IMGFMT_YUY2: return("Packed YUY2"); |
356 case IMGFMT_YUNV: return("Packed YUNV"); | |
6471 | 357 case IMGFMT_UYVY: return("Packed UYVY"); |
358 // case IMGFMT_YVYU: return("Packed YVYU"); | |
3122 | 359 case IMGFMT_Y41P: return("Packed Y41P"); |
360 case IMGFMT_Y211: return("Packed Y211"); | |
361 case IMGFMT_Y41T: return("Packed Y41T"); | |
362 case IMGFMT_Y42T: return("Packed Y42T"); | |
363 case IMGFMT_V422: return("Packed V422"); | |
364 case IMGFMT_V655: return("Packed V655"); | |
365 case IMGFMT_CLJR: return("Packed CLJR"); | |
366 case IMGFMT_YUVP: return("Packed YUVP"); | |
367 case IMGFMT_UYVP: return("Packed UYVP"); | |
3198 | 368 case IMGFMT_MPEGPES: return("Mpeg PES"); |
3122 | 369 } |
370 return("Unknown"); | |
371 } | |
372 | |
2870 | 373 |
374 /* | |
375 * IO macros | |
376 */ | |
377 | |
378 #define INREG8(addr) readb((radeon_mmio_base)+addr) | |
379 #define OUTREG8(addr,val) writeb(val, (radeon_mmio_base)+addr) | |
380 #define INREG(addr) readl((radeon_mmio_base)+addr) | |
381 #define OUTREG(addr,val) writel(val, (radeon_mmio_base)+addr) | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
382 #define OUTREGP(addr,val,mask) \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
383 do { \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
384 unsigned int _tmp = INREG(addr); \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
385 _tmp &= (mask); \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
386 _tmp |= (val); \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
387 OUTREG(addr, _tmp); \ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
388 } while (0) |
2870 | 389 |
3278 | 390 static uint32_t radeon_vid_get_dbpp( void ) |
391 { | |
392 uint32_t dbpp,retval; | |
393 dbpp = (INREG(CRTC_GEN_CNTL)>>8)& 0xF; | |
394 switch(dbpp) | |
395 { | |
396 case DST_8BPP: retval = 8; break; | |
397 case DST_15BPP: retval = 15; break; | |
398 case DST_16BPP: retval = 16; break; | |
399 case DST_24BPP: retval = 24; break; | |
400 default: retval=32; break; | |
401 } | |
402 return retval; | |
403 } | |
404 | |
3369 | 405 static int radeon_is_dbl_scan( void ) |
406 { | |
407 return (INREG(CRTC_GEN_CNTL))&CRTC_DBL_SCAN_EN; | |
408 } | |
409 | |
3380 | 410 static int radeon_is_interlace( void ) |
411 { | |
412 return (INREG(CRTC_GEN_CNTL))&CRTC_INTERLACE_EN; | |
413 } | |
3369 | 414 |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
415 static __inline__ void radeon_engine_flush ( void ) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
416 { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
417 int i; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
418 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
419 /* initiate flush */ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
420 OUTREGP(RB2D_DSTCACHE_CTLSTAT, RB2D_DC_FLUSH_ALL, |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
421 ~RB2D_DC_FLUSH_ALL); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
422 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
423 for (i=0; i < 2000000; i++) { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
424 if (!(INREG(RB2D_DSTCACHE_CTLSTAT) & RB2D_DC_BUSY)) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
425 break; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
426 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
427 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
428 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
429 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
430 static __inline__ void _radeon_fifo_wait (int entries) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
431 { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
432 int i; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
433 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
434 for (i=0; i<2000000; i++) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
435 if ((INREG(RBBM_STATUS) & 0x7f) >= entries) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
436 return; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
437 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
438 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
439 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
440 static __inline__ void _radeon_engine_idle ( void ) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
441 { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
442 int i; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
443 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
444 /* ensure FIFO is empty before waiting for idle */ |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
445 _radeon_fifo_wait (64); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
446 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
447 for (i=0; i<2000000; i++) { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
448 if (((INREG(RBBM_STATUS) & GUI_ACTIVE)) == 0) { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
449 radeon_engine_flush (); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
450 return; |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
451 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
452 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
453 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
454 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
455 #define radeon_engine_idle() _radeon_engine_idle() |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
456 #define radeon_fifo_wait(entries) _radeon_fifo_wait(entries) |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
457 |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
458 #if 0 |
3265 | 459 static void __init radeon_vid_save_state( void ) |
2870 | 460 { |
461 size_t i; | |
462 for(i=0;i<sizeof(vregs)/sizeof(video_registers_t);i++) | |
463 vregs[i].value = INREG(vregs[i].name); | |
464 } | |
465 | |
3265 | 466 static void __exit radeon_vid_restore_state( void ) |
2870 | 467 { |
468 size_t i; | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
469 radeon_fifo_wait(2); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
470 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
471 radeon_engine_idle(); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
472 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
473 radeon_fifo_wait(15); |
2870 | 474 for(i=0;i<sizeof(vregs)/sizeof(video_registers_t);i++) |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
475 { |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
476 radeon_fifo_wait(1); |
2870 | 477 OUTREG(vregs[i].name,vregs[i].value); |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
478 } |
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
479 OUTREG(OV0_REG_LOAD_CNTL, 0); |
2870 | 480 } |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
481 #endif |
3305 | 482 #ifdef DEBUG |
483 static void radeon_vid_dump_regs( void ) | |
484 { | |
485 size_t i; | |
486 printk(RVID_MSG"*** Begin of OV0 registers dump ***\n"); | |
487 for(i=0;i<sizeof(vregs)/sizeof(video_registers_t);i++) | |
488 printk(RVID_MSG"%s = %08X\n",vregs[i].sname,INREG(vregs[i].name)); | |
489 printk(RVID_MSG"*** End of OV0 registers dump ***\n"); | |
490 } | |
491 #endif | |
492 | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
493 #ifdef RADEON_FPU |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
494 /* Reference color space transform data */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
495 typedef struct tagREF_TRANSFORM |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
496 { |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
497 float RefLuma; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
498 float RefRCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
499 float RefRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
500 float RefGCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
501 float RefGCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
502 float RefBCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
503 float RefBCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
504 } REF_TRANSFORM; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
505 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
506 /* Parameters for ITU-R BT.601 and ITU-R BT.709 colour spaces */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
507 REF_TRANSFORM trans[2] = |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
508 { |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
509 {1.1678, 0.0, 1.6007, -0.3929, -0.8154, 2.0232, 0.0}, /* BT.601 */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
510 {1.1678, 0.0, 1.7980, -0.2139, -0.5345, 2.1186, 0.0} /* BT.709 */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
511 }; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
512 /**************************************************************************** |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
513 * SetTransform * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
514 * Function: Calculates and sets color space transform from supplied * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
515 * reference transform, gamma, brightness, contrast, hue and * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
516 * saturation. * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
517 * Inputs: bright - brightness * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
518 * cont - contrast * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
519 * sat - saturation * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
520 * hue - hue * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
521 * ref - index to the table of refernce transforms * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
522 * Outputs: NONE * |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
523 ****************************************************************************/ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
524 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
525 static void radeon_set_transform(float bright, float cont, float sat, |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
526 float hue, unsigned ref) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
527 { |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
528 float OvHueSin, OvHueCos; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
529 float CAdjLuma, CAdjOff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
530 float CAdjRCb, CAdjRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
531 float CAdjGCb, CAdjGCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
532 float CAdjBCb, CAdjBCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
533 float OvLuma, OvROff, OvGOff, OvBOff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
534 float OvRCb, OvRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
535 float OvGCb, OvGCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
536 float OvBCb, OvBCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
537 float Loff = 64.0; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
538 float Coff = 512.0f; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
539 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
540 u32 dwOvLuma, dwOvROff, dwOvGOff, dwOvBOff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
541 u32 dwOvRCb, dwOvRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
542 u32 dwOvGCb, dwOvGCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
543 u32 dwOvBCb, dwOvBCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
544 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
545 if (ref >= 2) return; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
546 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
547 OvHueSin = sin((double)hue); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
548 OvHueCos = cos((double)hue); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
549 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
550 CAdjLuma = cont * trans[ref].RefLuma; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
551 CAdjOff = cont * trans[ref].RefLuma * bright * 1023.0; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
552 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
553 CAdjRCb = sat * -OvHueSin * trans[ref].RefRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
554 CAdjRCr = sat * OvHueCos * trans[ref].RefRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
555 CAdjGCb = sat * (OvHueCos * trans[ref].RefGCb - OvHueSin * trans[ref].RefGCr); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
556 CAdjGCr = sat * (OvHueSin * trans[ref].RefGCb + OvHueCos * trans[ref].RefGCr); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
557 CAdjBCb = sat * OvHueCos * trans[ref].RefBCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
558 CAdjBCr = sat * OvHueSin * trans[ref].RefBCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
559 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
560 #if 0 /* default constants */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
561 CAdjLuma = 1.16455078125; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
562 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
563 CAdjRCb = 0.0; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
564 CAdjRCr = 1.59619140625; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
565 CAdjGCb = -0.39111328125; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
566 CAdjGCr = -0.8125; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
567 CAdjBCb = 2.01708984375; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
568 CAdjBCr = 0; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
569 #endif |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
570 OvLuma = CAdjLuma; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
571 OvRCb = CAdjRCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
572 OvRCr = CAdjRCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
573 OvGCb = CAdjGCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
574 OvGCr = CAdjGCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
575 OvBCb = CAdjBCb; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
576 OvBCr = CAdjBCr; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
577 OvROff = CAdjOff - |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
578 OvLuma * Loff - (OvRCb + OvRCr) * Coff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
579 OvGOff = CAdjOff - |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
580 OvLuma * Loff - (OvGCb + OvGCr) * Coff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
581 OvBOff = CAdjOff - |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
582 OvLuma * Loff - (OvBCb + OvBCr) * Coff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
583 #if 0 /* default constants */ |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
584 OvROff = -888.5; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
585 OvGOff = 545; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
586 OvBOff = -1104; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
587 #endif |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
588 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
589 dwOvROff = ((int)(OvROff * 2.0)) & 0x1fff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
590 dwOvGOff = (int)(OvGOff * 2.0) & 0x1fff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
591 dwOvBOff = (int)(OvBOff * 2.0) & 0x1fff; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
592 if(!IsR200) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
593 { |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
594 dwOvLuma =(((int)(OvLuma * 2048.0))&0x7fff)<<17; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
595 dwOvRCb = (((int)(OvRCb * 2048.0))&0x7fff)<<1; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
596 dwOvRCr = (((int)(OvRCr * 2048.0))&0x7fff)<<17; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
597 dwOvGCb = (((int)(OvGCb * 2048.0))&0x7fff)<<1; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
598 dwOvGCr = (((int)(OvGCr * 2048.0))&0x7fff)<<17; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
599 dwOvBCb = (((int)(OvBCb * 2048.0))&0x7fff)<<1; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
600 dwOvBCr = (((int)(OvBCr * 2048.0))&0x7fff)<<17; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
601 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
602 else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
603 { |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
604 dwOvLuma = (((int)(OvLuma * 256.0))&0x7ff)<<20; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
605 dwOvRCb = (((int)(OvRCb * 256.0))&0x7ff)<<4; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
606 dwOvRCr = (((int)(OvRCr * 256.0))&0x7ff)<<20; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
607 dwOvGCb = (((int)(OvGCb * 256.0))&0x7ff)<<4; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
608 dwOvGCr = (((int)(OvGCr * 256.0))&0x7ff)<<20; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
609 dwOvBCb = (((int)(OvBCb * 256.0))&0x7ff)<<4; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
610 dwOvBCr = (((int)(OvBCr * 256.0))&0x7ff)<<20; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
611 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
612 |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
613 OUTREG(OV0_LIN_TRANS_A, dwOvRCb | dwOvLuma); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
614 OUTREG(OV0_LIN_TRANS_B, dwOvROff | dwOvRCr); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
615 OUTREG(OV0_LIN_TRANS_C, dwOvGCb | dwOvLuma); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
616 OUTREG(OV0_LIN_TRANS_D, dwOvGOff | dwOvGCr); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
617 OUTREG(OV0_LIN_TRANS_E, dwOvBCb | dwOvLuma); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
618 OUTREG(OV0_LIN_TRANS_F, dwOvBOff | dwOvBCr); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
619 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
620 #endif |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
621 |
3900
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
622 #ifndef RAGE128 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
623 /* Gamma curve definition */ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
624 typedef struct |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
625 { |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
626 unsigned int gammaReg; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
627 unsigned int gammaSlope; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
628 unsigned int gammaOffset; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
629 }GAMMA_SETTINGS; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
630 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
631 /* Recommended gamma curve parameters */ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
632 GAMMA_SETTINGS r200_def_gamma[18] = |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
633 { |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
634 {OV0_GAMMA_0_F, 0x100, 0x0000}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
635 {OV0_GAMMA_10_1F, 0x100, 0x0020}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
636 {OV0_GAMMA_20_3F, 0x100, 0x0040}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
637 {OV0_GAMMA_40_7F, 0x100, 0x0080}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
638 {OV0_GAMMA_80_BF, 0x100, 0x0100}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
639 {OV0_GAMMA_C0_FF, 0x100, 0x0100}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
640 {OV0_GAMMA_100_13F, 0x100, 0x0200}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
641 {OV0_GAMMA_140_17F, 0x100, 0x0200}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
642 {OV0_GAMMA_180_1BF, 0x100, 0x0300}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
643 {OV0_GAMMA_1C0_1FF, 0x100, 0x0300}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
644 {OV0_GAMMA_200_23F, 0x100, 0x0400}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
645 {OV0_GAMMA_240_27F, 0x100, 0x0400}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
646 {OV0_GAMMA_280_2BF, 0x100, 0x0500}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
647 {OV0_GAMMA_2C0_2FF, 0x100, 0x0500}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
648 {OV0_GAMMA_300_33F, 0x100, 0x0600}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
649 {OV0_GAMMA_340_37F, 0x100, 0x0600}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
650 {OV0_GAMMA_380_3BF, 0x100, 0x0700}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
651 {OV0_GAMMA_3C0_3FF, 0x100, 0x0700} |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
652 }; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
653 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
654 GAMMA_SETTINGS r100_def_gamma[6] = |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
655 { |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
656 {OV0_GAMMA_0_F, 0x100, 0x0000}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
657 {OV0_GAMMA_10_1F, 0x100, 0x0020}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
658 {OV0_GAMMA_20_3F, 0x100, 0x0040}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
659 {OV0_GAMMA_40_7F, 0x100, 0x0080}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
660 {OV0_GAMMA_380_3BF, 0x100, 0x0100}, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
661 {OV0_GAMMA_3C0_3FF, 0x100, 0x0100} |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
662 }; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
663 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
664 static void make_default_gamma_correction( void ) |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
665 { |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
666 size_t i; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
667 if(!IsR200){ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
668 OUTREG(OV0_LIN_TRANS_A, 0x12A00000); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
669 OUTREG(OV0_LIN_TRANS_B, 0x199018FE); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
670 OUTREG(OV0_LIN_TRANS_C, 0x12A0F9B0); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
671 OUTREG(OV0_LIN_TRANS_D, 0xF2F0043B); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
672 OUTREG(OV0_LIN_TRANS_E, 0x12A02050); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
673 OUTREG(OV0_LIN_TRANS_F, 0x0000174E); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
674 for(i=0; i<6; i++){ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
675 OUTREG(r100_def_gamma[i].gammaReg, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
676 (r100_def_gamma[i].gammaSlope<<16) | |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
677 r100_def_gamma[i].gammaOffset); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
678 } |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
679 } |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
680 else{ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
681 OUTREG(OV0_LIN_TRANS_A, 0x12a00000); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
682 OUTREG(OV0_LIN_TRANS_B, 0x1990190e); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
683 OUTREG(OV0_LIN_TRANS_C, 0x12a0f9c0); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
684 OUTREG(OV0_LIN_TRANS_D, 0xf3000442); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
685 OUTREG(OV0_LIN_TRANS_E, 0x12a02040); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
686 OUTREG(OV0_LIN_TRANS_F, 0x175f); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
687 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
688 /* Default Gamma, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
689 Of 18 segments for gamma cure, all segments in R200 are programmable, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
690 while only lower 4 and upper 2 segments are programmable in Radeon*/ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
691 for(i=0; i<18; i++){ |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
692 OUTREG(r200_def_gamma[i].gammaReg, |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
693 (r200_def_gamma[i].gammaSlope<<16) | |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
694 r200_def_gamma[i].gammaOffset); |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
695 } |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
696 } |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
697 } |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
698 #endif |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
699 |
2870 | 700 static void radeon_vid_stop_video( void ) |
701 { | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
702 radeon_engine_idle(); |
2870 | 703 OUTREG(OV0_SCALE_CNTL, SCALER_SOFT_RESET); |
704 OUTREG(OV0_EXCLUSIVE_HORZ, 0); | |
705 OUTREG(OV0_AUTO_FLIP_CNTL, 0); /* maybe */ | |
3487 | 706 OUTREG(OV0_FILTER_CNTL, FILTER_HARDCODED_COEF); |
2870 | 707 OUTREG(OV0_KEY_CNTL, GRAPHIC_KEY_FN_NE); |
708 OUTREG(OV0_TEST, 0); | |
709 } | |
710 | |
711 static void radeon_vid_display_video( void ) | |
712 { | |
713 int bes_flags; | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
714 radeon_fifo_wait(2); |
2870 | 715 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
716 radeon_engine_idle(); |
2870 | 717 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
718 radeon_fifo_wait(15); |
2870 | 719 OUTREG(OV0_AUTO_FLIP_CNTL,OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD); |
3348 | 720 OUTREG(OV0_AUTO_FLIP_CNTL,(INREG(OV0_AUTO_FLIP_CNTL)^OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE)); |
721 OUTREG(OV0_AUTO_FLIP_CNTL,(INREG(OV0_AUTO_FLIP_CNTL)^OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE)); | |
2870 | 722 |
3250 | 723 OUTREG(OV0_DEINTERLACE_PATTERN,besr.deinterlace_pattern); |
3470 | 724 #ifdef RAGE128 |
3266
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
725 OUTREG(OV0_COLOUR_CNTL, (besr.brightness & 0x7f) | |
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
726 (besr.saturation << 8) | |
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
727 (besr.saturation << 16)); |
3470 | 728 #endif |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
729 radeon_fifo_wait(2); |
3278 | 730 if(besr.ckey_on) |
731 { | |
732 OUTREG(OV0_GRAPHICS_KEY_MSK, besr.graphics_key_msk); | |
733 OUTREG(OV0_GRAPHICS_KEY_CLR, besr.graphics_key_clr); | |
3347 | 734 OUTREG(OV0_KEY_CNTL,GRAPHIC_KEY_FN_EQ|VIDEO_KEY_FN_FALSE|CMP_MIX_OR); |
3278 | 735 } |
3366 | 736 else |
737 { | |
738 OUTREG(OV0_GRAPHICS_KEY_MSK, 0ULL); | |
739 OUTREG(OV0_GRAPHICS_KEY_CLR, 0ULL); | |
740 OUTREG(OV0_KEY_CNTL,GRAPHIC_KEY_FN_NE); | |
741 } | |
742 | |
2870 | 743 OUTREG(OV0_H_INC, besr.h_inc); |
744 OUTREG(OV0_STEP_BY, besr.step_by); | |
745 OUTREG(OV0_Y_X_START, besr.y_x_start); | |
746 OUTREG(OV0_Y_X_END, besr.y_x_end); | |
747 OUTREG(OV0_V_INC, besr.v_inc); | |
748 OUTREG(OV0_P1_BLANK_LINES_AT_TOP, besr.p1_blank_lines_at_top); | |
3164 | 749 OUTREG(OV0_P23_BLANK_LINES_AT_TOP, besr.p23_blank_lines_at_top); |
2870 | 750 OUTREG(OV0_VID_BUF_PITCH0_VALUE, besr.vid_buf_pitch0_value); |
2944 | 751 OUTREG(OV0_VID_BUF_PITCH1_VALUE, besr.vid_buf_pitch1_value); |
2870 | 752 OUTREG(OV0_P1_X_START_END, besr.p1_x_start_end); |
753 OUTREG(OV0_P2_X_START_END, besr.p2_x_start_end); | |
754 OUTREG(OV0_P3_X_START_END, besr.p3_x_start_end); | |
3487 | 755 #ifdef RADEON |
3122 | 756 OUTREG(OV0_BASE_ADDR, besr.base_addr); |
757 #endif | |
2870 | 758 OUTREG(OV0_VID_BUF0_BASE_ADRS, besr.vid_buf0_base_adrs); |
759 OUTREG(OV0_VID_BUF1_BASE_ADRS, besr.vid_buf1_base_adrs); | |
760 OUTREG(OV0_VID_BUF2_BASE_ADRS, besr.vid_buf2_base_adrs); | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
761 radeon_fifo_wait(9); |
2870 | 762 OUTREG(OV0_VID_BUF3_BASE_ADRS, besr.vid_buf3_base_adrs); |
763 OUTREG(OV0_VID_BUF4_BASE_ADRS, besr.vid_buf4_base_adrs); | |
764 OUTREG(OV0_VID_BUF5_BASE_ADRS, besr.vid_buf5_base_adrs); | |
765 OUTREG(OV0_P1_V_ACCUM_INIT, besr.p1_v_accum_init); | |
766 OUTREG(OV0_P1_H_ACCUM_INIT, besr.p1_h_accum_init); | |
767 OUTREG(OV0_P23_H_ACCUM_INIT, besr.p23_h_accum_init); | |
3164 | 768 OUTREG(OV0_P23_V_ACCUM_INIT, besr.p23_v_accum_init); |
2870 | 769 |
6678 | 770 #ifdef RADEON |
771 bes_flags = SCALER_ENABLE | | |
772 SCALER_SMART_SWITCH; | |
773 // SCALER_HORZ_PICK_NEAREST; | |
774 #else | |
2870 | 775 bes_flags = SCALER_ENABLE | |
776 SCALER_SMART_SWITCH | | |
3334 | 777 SCALER_Y2R_TEMP | |
778 SCALER_PIX_EXPAND; | |
779 #endif | |
3250 | 780 if(besr.double_buff) bes_flags |= SCALER_DOUBLE_BUFFER; |
781 if(besr.deinterlace_on) bes_flags |= SCALER_ADAPTIVE_DEINT; | |
3198 | 782 #ifdef RAGE128 |
783 bes_flags |= SCALER_BURST_PER_PLANE; | |
784 #endif | |
2870 | 785 switch(besr.fourcc) |
786 { | |
787 case IMGFMT_RGB15: | |
788 case IMGFMT_BGR15: bes_flags |= SCALER_SOURCE_15BPP; break; | |
789 case IMGFMT_RGB16: | |
790 case IMGFMT_BGR16: bes_flags |= SCALER_SOURCE_16BPP; break; | |
791 case IMGFMT_RGB24: | |
792 case IMGFMT_BGR24: bes_flags |= SCALER_SOURCE_24BPP; break; | |
793 case IMGFMT_RGB32: | |
794 case IMGFMT_BGR32: bes_flags |= SCALER_SOURCE_32BPP; break; | |
3164 | 795 /* 4:1:0*/ |
796 case IMGFMT_IF09: | |
2870 | 797 case IMGFMT_YVU9: bes_flags |= SCALER_SOURCE_YUV9; break; |
3164 | 798 /* 4:2:0 */ |
3122 | 799 case IMGFMT_IYUV: |
2870 | 800 case IMGFMT_I420: |
3305 | 801 case IMGFMT_YV12: bes_flags |= SCALER_SOURCE_YUV12; |
802 break; | |
3164 | 803 /* 4:2:2 */ |
804 case IMGFMT_UYVY: bes_flags |= SCALER_SOURCE_YVYU422; break; | |
2870 | 805 case IMGFMT_YUY2: |
806 default: bes_flags |= SCALER_SOURCE_VYUY422; break; | |
807 } | |
808 OUTREG(OV0_SCALE_CNTL, bes_flags); | |
809 OUTREG(OV0_REG_LOAD_CNTL, 0); | |
3305 | 810 #ifdef DEBUG |
811 radeon_vid_dump_regs(); | |
812 #endif | |
2870 | 813 } |
814 | |
3278 | 815 void radeon_vid_set_color_key(int ckey_on, uint8_t R, uint8_t G, uint8_t B) |
816 { | |
817 besr.ckey_on = ckey_on; | |
3347 | 818 besr.graphics_key_msk=(1ULL<<radeon_vid_get_dbpp()) - 1; |
3278 | 819 besr.graphics_key_clr=(R<<16)|(G<<8)|(B)|(0x00 << 24); |
820 } | |
821 | |
822 | |
2951 | 823 #define XXX_SRC_X 0 |
824 #define XXX_SRC_Y 0 | |
2870 | 825 |
826 static int radeon_vid_init_video( mga_vid_config_t *config ) | |
827 { | |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
828 uint32_t tmp,src_w,src_h,pitch,h_inc,step_by,left,leftUV,top; |
3019 | 829 int is_420; |
3164 | 830 RTRACE(RVID_MSG"usr_config: version = %x format=%x card=%x ram=%u src(%ux%u) dest(%u:%ux%u:%u) frame_size=%u num_frames=%u\n" |
2870 | 831 ,(uint32_t)config->version |
2951 | 832 ,(uint32_t)config->format |
2870 | 833 ,(uint32_t)config->card_type |
834 ,(uint32_t)config->ram_size | |
835 ,(uint32_t)config->src_width | |
836 ,(uint32_t)config->src_height | |
837 ,(uint32_t)config->x_org | |
838 ,(uint32_t)config->y_org | |
839 ,(uint32_t)config->dest_width | |
840 ,(uint32_t)config->dest_height | |
841 ,(uint32_t)config->frame_size | |
842 ,(uint32_t)config->num_frames); | |
2917 | 843 radeon_vid_stop_video(); |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
844 left = XXX_SRC_X << 16; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
845 top = XXX_SRC_Y << 16; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
846 src_h = config->src_height; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
847 src_w = config->src_width; |
2870 | 848 switch(config->format) |
849 { | |
850 case IMGFMT_RGB15: | |
851 case IMGFMT_BGR15: | |
852 case IMGFMT_RGB16: | |
853 case IMGFMT_BGR16: | |
854 case IMGFMT_RGB24: | |
855 case IMGFMT_BGR24: | |
856 case IMGFMT_RGB32: | |
857 case IMGFMT_BGR32: | |
3164 | 858 /* 4:1:0 */ |
859 case IMGFMT_IF09: | |
2870 | 860 case IMGFMT_YVU9: |
3164 | 861 /* 4:2:0 */ |
2870 | 862 case IMGFMT_IYUV: |
863 case IMGFMT_YV12: | |
864 case IMGFMT_I420: | |
3164 | 865 /* 4:2:2 */ |
866 case IMGFMT_UYVY: | |
2870 | 867 case IMGFMT_YUY2: |
868 break; | |
869 default: | |
3164 | 870 printk(RVID_MSG"Unsupported pixel format: 0x%X\n",config->format); |
2870 | 871 return -1; |
872 } | |
3019 | 873 is_420 = 0; |
3122 | 874 if(config->format == IMGFMT_YV12 || |
875 config->format == IMGFMT_I420 || | |
876 config->format == IMGFMT_IYUV) is_420 = 1; | |
2951 | 877 switch(config->format) |
878 { | |
3164 | 879 /* 4:1:0 */ |
2951 | 880 case IMGFMT_YVU9: |
3164 | 881 case IMGFMT_IF09: |
882 /* 4:2:0 */ | |
2951 | 883 case IMGFMT_IYUV: |
3164 | 884 case IMGFMT_YV12: |
885 case IMGFMT_I420: pitch = (src_w + 31) & ~31; break; | |
886 /* 4:2:2 */ | |
887 default: | |
2951 | 888 case IMGFMT_UYVY: |
889 case IMGFMT_YUY2: | |
890 case IMGFMT_RGB15: | |
891 case IMGFMT_BGR15: | |
892 case IMGFMT_RGB16: | |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
893 case IMGFMT_BGR16: pitch = ((src_w*2) + 15) & ~15; break; |
2951 | 894 case IMGFMT_RGB24: |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
895 case IMGFMT_BGR24: pitch = ((src_w*3) + 15) & ~15; break; |
2951 | 896 case IMGFMT_RGB32: |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
897 case IMGFMT_BGR32: pitch = ((src_w*4) + 15) & ~15; break; |
2951 | 898 } |
3380 | 899 if(radeon_is_dbl_scan()) config->dest_height *= 2; |
900 else | |
901 if(radeon_is_interlace()) config->dest_height /= 2; | |
3278 | 902 besr.dest_bpp = radeon_vid_get_dbpp(); |
2870 | 903 besr.fourcc = config->format; |
3369 | 904 besr.v_inc = (src_h << 20) / config->dest_height; |
905 h_inc = (src_w << 12) / config->dest_width; | |
2944 | 906 step_by = 1; |
2870 | 907 |
2944 | 908 while(h_inc >= (2 << 12)) { |
909 step_by++; | |
910 h_inc >>= 1; | |
2870 | 911 } |
912 | |
913 /* keep everything in 16.16 */ | |
3164 | 914 besr.base_addr = radeon_mem_base; |
3019 | 915 if(is_420) |
916 { | |
3164 | 917 uint32_t d1line,d2line,d3line; |
918 d1line = top*pitch; | |
919 d2line = src_h*pitch+(d1line>>1); | |
920 d3line = d2line+((src_h*pitch)>>2); | |
921 d1line += (left >> 16) & ~15; | |
922 d2line += (left >> 17) & ~15; | |
923 d3line += (left >> 17) & ~15; | |
924 besr.vid_buf0_base_adrs=((radeon_overlay_off+d1line)&VIF_BUF0_BASE_ADRS_MASK); | |
925 besr.vid_buf1_base_adrs=((radeon_overlay_off+d2line)&VIF_BUF1_BASE_ADRS_MASK)|VIF_BUF1_PITCH_SEL; | |
926 besr.vid_buf2_base_adrs=((radeon_overlay_off+d3line)&VIF_BUF2_BASE_ADRS_MASK)|VIF_BUF2_PITCH_SEL; | |
927 if(besr.fourcc == IMGFMT_I420 || besr.fourcc == IMGFMT_IYUV) | |
928 { | |
929 uint32_t tmp; | |
930 tmp = besr.vid_buf1_base_adrs; | |
931 besr.vid_buf1_base_adrs = besr.vid_buf2_base_adrs; | |
932 besr.vid_buf2_base_adrs = tmp; | |
933 } | |
3019 | 934 } |
935 else | |
936 { | |
937 besr.vid_buf0_base_adrs = radeon_overlay_off; | |
3198 | 938 besr.vid_buf0_base_adrs += ((left & ~7) << 1)&VIF_BUF0_BASE_ADRS_MASK; |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
939 besr.vid_buf1_base_adrs = besr.vid_buf0_base_adrs; |
3019 | 940 besr.vid_buf2_base_adrs = besr.vid_buf0_base_adrs; |
941 } | |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
942 besr.vid_buf3_base_adrs = besr.vid_buf0_base_adrs+config->frame_size; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
943 besr.vid_buf4_base_adrs = besr.vid_buf1_base_adrs+config->frame_size; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
944 besr.vid_buf5_base_adrs = besr.vid_buf2_base_adrs+config->frame_size; |
2870 | 945 |
2951 | 946 tmp = (left & 0x0003ffff) + 0x00028000 + (h_inc << 3); |
2870 | 947 besr.p1_h_accum_init = ((tmp << 4) & 0x000f8000) | |
2951 | 948 ((tmp << 12) & 0xf0000000); |
2870 | 949 |
2951 | 950 tmp = ((left >> 1) & 0x0001ffff) + 0x00028000 + (h_inc << 2); |
2870 | 951 besr.p23_h_accum_init = ((tmp << 4) & 0x000f8000) | |
2951 | 952 ((tmp << 12) & 0x70000000); |
953 tmp = (top & 0x0000ffff) + 0x00018000; | |
3122 | 954 besr.p1_v_accum_init = ((tmp << 4) & OV0_P1_V_ACCUM_INIT_MASK) |
955 |(OV0_P1_MAX_LN_IN_PER_LN_OUT & 1); | |
3019 | 956 |
957 tmp = ((top >> 1) & 0x0000ffff) + 0x00018000; | |
3122 | 958 besr.p23_v_accum_init = is_420 ? ((tmp << 4) & OV0_P23_V_ACCUM_INIT_MASK) |
959 |(OV0_P23_MAX_LN_IN_PER_LN_OUT & 1) : 0; | |
3019 | 960 |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
961 leftUV = (left >> 17) & 15; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
962 left = (left >> 16) & 15; |
2944 | 963 besr.h_inc = h_inc | ((h_inc >> 1) << 16); |
964 besr.step_by = step_by | (step_by << 8); | |
3164 | 965 besr.y_x_start = (config->x_org+X_ADJUST) | (config->y_org << 16); |
966 besr.y_x_end = (config->x_org + config->dest_width+X_ADJUST) | ((config->y_org + config->dest_height) << 16); | |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
967 besr.p1_blank_lines_at_top = P1_BLNK_LN_AT_TOP_M1_MASK|((src_h-1)<<16); |
3122 | 968 if(is_420) |
969 { | |
970 src_h = (src_h + 1) >> 1; | |
971 besr.p23_blank_lines_at_top = P23_BLNK_LN_AT_TOP_M1_MASK|((src_h-1)<<16); | |
972 } | |
973 else besr.p23_blank_lines_at_top = 0; | |
2870 | 974 besr.vid_buf_pitch0_value = pitch; |
3047
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
975 besr.vid_buf_pitch1_value = is_420 ? pitch>>1 : pitch; |
ef3b9b104648
Minor speedup of YUY2 decoding. Radeon it's tricked chip
nick
parents:
3020
diff
changeset
|
976 besr.p1_x_start_end = (src_w+left-1)|(left<<16); |
3164 | 977 src_w>>=1; |
978 besr.p2_x_start_end = (src_w+left-1)|(leftUV<<16); | |
979 besr.p3_x_start_end = besr.p2_x_start_end; | |
2870 | 980 return 0; |
981 } | |
982 | |
983 static void radeon_vid_frame_sel(int frame) | |
984 { | |
3066 | 985 uint32_t off0,off1,off2; |
3250 | 986 if(!besr.double_buff) return; |
3066 | 987 if(frame%2) |
988 { | |
989 off0 = besr.vid_buf3_base_adrs; | |
990 off1 = besr.vid_buf4_base_adrs; | |
991 off2 = besr.vid_buf5_base_adrs; | |
992 } | |
993 else | |
994 { | |
995 off0 = besr.vid_buf0_base_adrs; | |
996 off1 = besr.vid_buf1_base_adrs; | |
997 off2 = besr.vid_buf2_base_adrs; | |
998 } | |
2917 | 999 OUTREG(OV0_REG_LOAD_CNTL, REG_LD_CTL_LOCK); |
1000 while(!(INREG(OV0_REG_LOAD_CNTL)®_LD_CTL_LOCK_READBACK)); | |
3066 | 1001 OUTREG(OV0_VID_BUF0_BASE_ADRS, off0); |
1002 OUTREG(OV0_VID_BUF1_BASE_ADRS, off1); | |
1003 OUTREG(OV0_VID_BUF2_BASE_ADRS, off2); | |
2917 | 1004 OUTREG(OV0_REG_LOAD_CNTL, 0); |
2870 | 1005 } |
1006 | |
3250 | 1007 static void radeon_vid_make_default(void) |
1008 { | |
3470 | 1009 #ifdef RAGE128 |
3366 | 1010 OUTREG(OV0_COLOUR_CNTL,0x00101000UL); /* Default brihgtness and saturation for Rage128 */ |
3900
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1011 #else |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1012 make_default_gamma_correction(); |
3470 | 1013 #endif |
3250 | 1014 besr.deinterlace_pattern = 0x900AAAAA; |
1015 OUTREG(OV0_DEINTERLACE_PATTERN,besr.deinterlace_pattern); | |
1016 besr.deinterlace_on=1; | |
1017 besr.double_buff=1; | |
1018 } | |
1019 | |
1020 | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1021 static void radeon_vid_preset(void) |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1022 { |
3470 | 1023 #ifdef RAGE128 |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1024 unsigned tmp; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1025 tmp = INREG(OV0_COLOUR_CNTL); |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1026 besr.saturation = (tmp>>8)&0x1f; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1027 besr.brightness = tmp & 0x7f; |
3470 | 1028 #endif |
3250 | 1029 besr.graphics_key_clr = INREG(OV0_GRAPHICS_KEY_CLR); |
1030 besr.deinterlace_pattern = INREG(OV0_DEINTERLACE_PATTERN); | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1031 } |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1032 |
2951 | 1033 static int video_on = 0; |
1034 | |
2870 | 1035 static int radeon_vid_ioctl(struct inode *inode, struct file *file, unsigned int cmd, unsigned long arg) |
1036 { | |
1037 int frame; | |
1038 | |
1039 switch(cmd) | |
1040 { | |
1041 case MGA_VID_CONFIG: | |
3305 | 1042 RTRACE(RVID_MSG"radeon_mmio_base = %p\n",radeon_mmio_base); |
1043 RTRACE(RVID_MSG"radeon_mem_base = %08x\n",radeon_mem_base); | |
3164 | 1044 RTRACE(RVID_MSG"Received configuration\n"); |
2870 | 1045 |
1046 if(copy_from_user(&radeon_config,(mga_vid_config_t*) arg,sizeof(mga_vid_config_t))) | |
1047 { | |
3164 | 1048 printk(RVID_MSG"failed copy from userspace\n"); |
3019 | 1049 return -EFAULT; |
2870 | 1050 } |
1051 if(radeon_config.version != MGA_VID_VERSION){ | |
3164 | 1052 printk(RVID_MSG"incompatible version! driver: %X requested: %X\n",MGA_VID_VERSION,radeon_config.version); |
3019 | 1053 return -EFAULT; |
2870 | 1054 } |
1055 | |
1056 if(radeon_config.frame_size==0 || radeon_config.frame_size>1024*768*2){ | |
3164 | 1057 printk(RVID_MSG"illegal frame_size: %d\n",radeon_config.frame_size); |
3019 | 1058 return -EFAULT; |
2870 | 1059 } |
1060 | |
3266
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
1061 if(radeon_config.num_frames<1){ |
3164 | 1062 printk(RVID_MSG"illegal num_frames: %d\n",radeon_config.num_frames); |
3019 | 1063 return -EFAULT; |
2870 | 1064 } |
3266
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
1065 if(radeon_config.num_frames==1) besr.double_buff=0; |
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
1066 if(!besr.double_buff) radeon_config.num_frames=1; |
ff90589b635f
Fixed single buffering problems and -vo mga compatibility by number of buffers
nick
parents:
3265
diff
changeset
|
1067 else radeon_config.num_frames=2; |
2870 | 1068 radeon_config.card_type = 0; |
1069 radeon_config.ram_size = radeon_ram_size; | |
3019 | 1070 radeon_overlay_off = radeon_ram_size*0x100000 - radeon_config.frame_size*radeon_config.num_frames; |
1071 radeon_overlay_off &= 0xffff0000; | |
1072 if(radeon_overlay_off < 0){ | |
3164 | 1073 printk(RVID_MSG"not enough video memory. Need: %u has: %u\n",radeon_config.frame_size*radeon_config.num_frames,radeon_ram_size*0x100000); |
3019 | 1074 return -EFAULT; |
1075 } | |
3305 | 1076 RTRACE(RVID_MSG"using video overlay at offset %08X\n",radeon_overlay_off); |
2870 | 1077 if (copy_to_user((mga_vid_config_t *) arg, &radeon_config, sizeof(mga_vid_config_t))) |
1078 { | |
3164 | 1079 printk(RVID_MSG"failed copy to userspace\n"); |
3019 | 1080 return -EFAULT; |
2870 | 1081 } |
3278 | 1082 radeon_vid_set_color_key(radeon_config.colkey_on, |
1083 radeon_config.colkey_red, | |
1084 radeon_config.colkey_green, | |
1085 radeon_config.colkey_blue); | |
3265 | 1086 if(swap_fourcc) radeon_config.format = swab32(radeon_config.format); |
3164 | 1087 printk(RVID_MSG"configuring for '%s' fourcc\n",fourcc_format_name(radeon_config.format)); |
2870 | 1088 return radeon_vid_init_video(&radeon_config); |
1089 break; | |
1090 | |
1091 case MGA_VID_ON: | |
3164 | 1092 RTRACE(RVID_MSG"Video ON (ioctl)\n"); |
1093 radeon_vid_display_video(); | |
2951 | 1094 video_on = 1; |
2870 | 1095 break; |
1096 | |
1097 case MGA_VID_OFF: | |
3164 | 1098 RTRACE(RVID_MSG"Video OFF (ioctl)\n"); |
2951 | 1099 if(video_on) radeon_vid_stop_video(); |
1100 video_on = 0; | |
2870 | 1101 break; |
1102 | |
1103 case MGA_VID_FSEL: | |
1104 if(copy_from_user(&frame,(int *) arg,sizeof(int))) | |
1105 { | |
3164 | 1106 printk(RVID_MSG"FSEL failed copy from userspace\n"); |
2870 | 1107 return(-EFAULT); |
1108 } | |
1109 radeon_vid_frame_sel(frame); | |
1110 break; | |
1111 | |
1112 default: | |
3164 | 1113 printk(RVID_MSG"Invalid ioctl\n"); |
2870 | 1114 return (-EINVAL); |
1115 } | |
1116 | |
1117 return 0; | |
1118 } | |
1119 | |
1120 struct ati_card_id_s | |
1121 { | |
3164 | 1122 const int id; |
1123 const char name[17]; | |
1124 }; | |
1125 | |
1126 const struct ati_card_id_s ati_card_ids[]= | |
2870 | 1127 { |
3164 | 1128 #ifdef RAGE128 |
1129 /* | |
1130 This driver should be compatible with Rage128 (pro) chips. | |
1131 (include adaptive deinterlacing!!!). | |
1132 Moreover: the same logic can be used with Mach64 chips. | |
1133 (I mean: mach64xx, 3d rage, 3d rage IIc, 3D rage pro, 3d rage mobility). | |
1134 but they are incompatible by i/o ports. So if enthusiasts will want | |
1135 then they can redefine OUTREG and INREG macros and redefine OV0_* | |
1136 constants. Also it seems that mach64 chips supports only: YUY2, YV12, UYVY | |
1137 fourccs (422 and 420 formats only). | |
1138 */ | |
1139 /* Rage128 Pro GL */ | |
1140 { PCI_DEVICE_ID_ATI_Rage128_PA, "R128Pro PA" }, | |
1141 { PCI_DEVICE_ID_ATI_Rage128_PB, "R128Pro PB" }, | |
1142 { PCI_DEVICE_ID_ATI_Rage128_PC, "R128Pro PC" }, | |
1143 { PCI_DEVICE_ID_ATI_Rage128_PD, "R128Pro PD" }, | |
1144 { PCI_DEVICE_ID_ATI_Rage128_PE, "R128Pro PE" }, | |
1145 { PCI_DEVICE_ID_ATI_RAGE128_PF, "R128Pro PF" }, | |
1146 /* Rage128 Pro VR */ | |
1147 { PCI_DEVICE_ID_ATI_RAGE128_PG, "R128Pro PG" }, | |
1148 { PCI_DEVICE_ID_ATI_RAGE128_PH, "R128Pro PH" }, | |
1149 { PCI_DEVICE_ID_ATI_RAGE128_PI, "R128Pro PI" }, | |
1150 { PCI_DEVICE_ID_ATI_RAGE128_PJ, "R128Pro PJ" }, | |
1151 { PCI_DEVICE_ID_ATI_RAGE128_PK, "R128Pro PK" }, | |
1152 { PCI_DEVICE_ID_ATI_RAGE128_PL, "R128Pro PL" }, | |
1153 { PCI_DEVICE_ID_ATI_RAGE128_PM, "R128Pro PM" }, | |
1154 { PCI_DEVICE_ID_ATI_RAGE128_PN, "R128Pro PN" }, | |
1155 { PCI_DEVICE_ID_ATI_RAGE128_PO, "R128Pro PO" }, | |
1156 { PCI_DEVICE_ID_ATI_RAGE128_PP, "R128Pro PP" }, | |
1157 { PCI_DEVICE_ID_ATI_RAGE128_PQ, "R128Pro PQ" }, | |
1158 { PCI_DEVICE_ID_ATI_RAGE128_PR, "R128Pro PR" }, | |
1159 { PCI_DEVICE_ID_ATI_RAGE128_TR, "R128Pro TR" }, | |
1160 { PCI_DEVICE_ID_ATI_RAGE128_PS, "R128Pro PS" }, | |
1161 { PCI_DEVICE_ID_ATI_RAGE128_PT, "R128Pro PT" }, | |
1162 { PCI_DEVICE_ID_ATI_RAGE128_PU, "R128Pro PU" }, | |
1163 { PCI_DEVICE_ID_ATI_RAGE128_PV, "R128Pro PV" }, | |
1164 { PCI_DEVICE_ID_ATI_RAGE128_PW, "R128Pro PW" }, | |
1165 { PCI_DEVICE_ID_ATI_RAGE128_PX, "R128Pro PX" }, | |
1166 /* Rage128 GL */ | |
1167 { PCI_DEVICE_ID_ATI_RAGE128_RE, "R128 RE" }, | |
1168 { PCI_DEVICE_ID_ATI_RAGE128_RF, "R128 RF" }, | |
1169 { PCI_DEVICE_ID_ATI_RAGE128_RG, "R128 RG" }, | |
1170 { PCI_DEVICE_ID_ATI_RAGE128_RH, "R128 RH" }, | |
1171 { PCI_DEVICE_ID_ATI_RAGE128_RI, "R128 RI" }, | |
1172 /* Rage128 VR */ | |
1173 { PCI_DEVICE_ID_ATI_RAGE128_RK, "R128 RK" }, | |
1174 { PCI_DEVICE_ID_ATI_RAGE128_RL, "R128 RL" }, | |
1175 { PCI_DEVICE_ID_ATI_RAGE128_RM, "R128 RM" }, | |
1176 { PCI_DEVICE_ID_ATI_RAGE128_RN, "R128 RN" }, | |
1177 { PCI_DEVICE_ID_ATI_RAGE128_RO, "R128 RO" }, | |
1178 /* Rage128 M3 */ | |
3198 | 1179 { PCI_DEVICE_ID_ATI_RAGE128_LE, "R128 M3 LE" }, |
1180 { PCI_DEVICE_ID_ATI_RAGE128_LF, "R128 M3 LF" }, | |
3164 | 1181 /* Rage128 Pro Ultra */ |
3198 | 1182 { PCI_DEVICE_ID_ATI_RAGE128_U1, "R128Pro U1" }, |
1183 { PCI_DEVICE_ID_ATI_RAGE128_U2, "R128Pro U2" }, | |
1184 { PCI_DEVICE_ID_ATI_RAGE128_U3, "R128Pro U3" } | |
3164 | 1185 #else |
1186 /* Radeons (indeed: Rage 256 Pro ;) */ | |
2870 | 1187 { PCI_DEVICE_ID_RADEON_QD, "Radeon QD " }, |
1188 { PCI_DEVICE_ID_RADEON_QE, "Radeon QE " }, | |
1189 { PCI_DEVICE_ID_RADEON_QF, "Radeon QF " }, | |
1190 { PCI_DEVICE_ID_RADEON_QG, "Radeon QG " }, | |
1191 { PCI_DEVICE_ID_RADEON_QY, "Radeon VE QY " }, | |
1192 { PCI_DEVICE_ID_RADEON_QZ, "Radeon VE QZ " }, | |
1193 { PCI_DEVICE_ID_RADEON_LY, "Radeon M6 LY " }, | |
1194 { PCI_DEVICE_ID_RADEON_LZ, "Radeon M6 LZ " }, | |
1195 { PCI_DEVICE_ID_RADEON_LW, "Radeon M7 LW " }, | |
1196 { PCI_DEVICE_ID_R200_QL, "Radeon2 8500 QL " }, | |
3940 | 1197 { PCI_DEVICE_ID_R200_BB, "Radeon2 8500 AIW" }, |
2870 | 1198 { PCI_DEVICE_ID_RV200_QW, "Radeon2 7500 QW " } |
3164 | 1199 #endif |
2870 | 1200 }; |
1201 | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1202 static int detected_chip; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1203 |
3265 | 1204 static int __init radeon_vid_config_card(void) |
2870 | 1205 { |
1206 struct pci_dev *dev = NULL; | |
1207 size_t i; | |
1208 | |
1209 for(i=0;i<sizeof(ati_card_ids)/sizeof(struct ati_card_id_s);i++) | |
1210 if((dev=pci_find_device(PCI_VENDOR_ID_ATI, ati_card_ids[i].id, NULL))) | |
1211 break; | |
3122 | 1212 if(!dev) |
2870 | 1213 { |
3164 | 1214 printk(RVID_MSG"No supported cards found\n"); |
2870 | 1215 return FALSE; |
1216 } | |
1217 | |
1218 radeon_mmio_base = ioremap_nocache(pci_resource_start (dev, 2),RADEON_REGSIZE); | |
1219 radeon_mem_base = dev->resource[0].start; | |
1220 | |
3164 | 1221 RTRACE(RVID_MSG"MMIO at 0x%p\n", radeon_mmio_base); |
1222 RTRACE(RVID_MSG"Frame Buffer at 0x%08x\n", radeon_mem_base); | |
2870 | 1223 |
3122 | 1224 /* video memory size */ |
1225 radeon_ram_size = INREG(CONFIG_MEMSIZE); | |
1226 | |
3164 | 1227 /* mem size is bits [28:0], mask off the rest. Range: from 1Mb up to 512 Mb */ |
3122 | 1228 radeon_ram_size &= CONFIG_MEMSIZE_MASK; |
1229 radeon_ram_size /= 0x100000; | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1230 detected_chip = i; |
3164 | 1231 printk(RVID_MSG"Found %s (%uMb memory)\n",ati_card_ids[i].name,radeon_ram_size); |
3900
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1232 #ifndef RAGE128 |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1233 if(ati_card_ids[i].id == PCI_DEVICE_ID_R200_QL || |
3940 | 1234 ati_card_ids[i].id == PCI_DEVICE_ID_R200_BB || |
3900
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1235 ati_card_ids[i].id == PCI_DEVICE_ID_RV200_QW) IsR200 = 1; |
80d0864322b9
Radeon specific gamma correction initialization. (from gatos.sf.net)
nick
parents:
3607
diff
changeset
|
1236 #endif |
2870 | 1237 return TRUE; |
1238 } | |
1239 | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1240 #define PARAM_BRIGHTNESS "brightness=" |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1241 #define PARAM_SATURATION "saturation=" |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1242 #define PARAM_CONTRAST "contrast=" |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1243 #define PARAM_HUE "hue=" |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1244 #define PARAM_DOUBLE_BUFF "double_buff=" |
3250 | 1245 #define PARAM_DEINTERLACE "deinterlace=" |
1246 #define PARAM_DEINTERLACE_PATTERN "deinterlace_pattern=" | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1247 #ifdef RADEON_FPU |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1248 static int ovBrightness=0, ovSaturation=0, ovContrast=0, ovHue=0, ov_trans_idx=0; |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1249 #endif |
2870 | 1250 |
3263 | 1251 static void radeon_param_buff_fill( void ) |
2870 | 1252 { |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1253 unsigned len,saturation; |
3366 | 1254 int8_t brightness; |
1255 brightness = besr.brightness & 0x7f; | |
1256 /* FIXME: It's probably x86 specific convertion. But it doesn't matter | |
1257 for general logic - only for printing value */ | |
1258 if(brightness > 63) brightness = (((~besr.brightness) & 0x3f)+1) * (-1); | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1259 saturation = besr.saturation; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1260 len = 0; |
3263 | 1261 len += sprintf(&radeon_param_buff[len],"Interface version: %04X\nDriver version: %s\n",MGA_VID_VERSION,RADEON_VID_VERSION); |
1262 len += sprintf(&radeon_param_buff[len],"Chip: %s\n",ati_card_ids[detected_chip].name); | |
3334 | 1263 len += sprintf(&radeon_param_buff[len],"Memory: %x:%x\n",radeon_mem_base,radeon_ram_size*0x100000); |
3263 | 1264 len += sprintf(&radeon_param_buff[len],"MMIO: %p\n",radeon_mmio_base); |
3334 | 1265 len += sprintf(&radeon_param_buff[len],"Overlay offset: %x\n",radeon_overlay_off); |
3269 | 1266 #ifdef CONFIG_MTRR |
3265 | 1267 len += sprintf(&radeon_param_buff[len],"Tune MTRR: %s\n",mtrr?"on":"off"); |
3269 | 1268 #endif |
3278 | 1269 if(besr.ckey_on) len += sprintf(&radeon_param_buff[len],"Last used color_key=%X (mask=%X)\n",besr.graphics_key_clr,besr.graphics_key_msk); |
3265 | 1270 len += sprintf(&radeon_param_buff[len],"Swapped fourcc: %s\n",swap_fourcc?"on":"off"); |
3278 | 1271 len += sprintf(&radeon_param_buff[len],"Last BPP: %u\n",besr.dest_bpp); |
3263 | 1272 len += sprintf(&radeon_param_buff[len],"Last fourcc: %s\n\n",fourcc_format_name(besr.fourcc)); |
1273 len += sprintf(&radeon_param_buff[len],"Configurable stuff:\n"); | |
1274 len += sprintf(&radeon_param_buff[len],"~~~~~~~~~~~~~~~~~~~\n"); | |
1275 len += sprintf(&radeon_param_buff[len],PARAM_DOUBLE_BUFF"%s\n",besr.double_buff?"on":"off"); | |
3470 | 1276 #ifdef RAGE128 |
3366 | 1277 len += sprintf(&radeon_param_buff[len],PARAM_BRIGHTNESS"%i\n",(int)brightness); |
3263 | 1278 len += sprintf(&radeon_param_buff[len],PARAM_SATURATION"%u\n",saturation); |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1279 #else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1280 #ifdef RADEON_FPU |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1281 len += sprintf(&radeon_param_buff[len],PARAM_BRIGHTNESS"%i\n",ovBrightness); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1282 len += sprintf(&radeon_param_buff[len],PARAM_SATURATION"%i\n",ovSaturation); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1283 len += sprintf(&radeon_param_buff[len],PARAM_CONTRAST"%i\n",ovContrast); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1284 len += sprintf(&radeon_param_buff[len],PARAM_HUE"%i\n",ovHue); |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1285 #endif |
3470 | 1286 #endif |
3263 | 1287 len += sprintf(&radeon_param_buff[len],PARAM_DEINTERLACE"%s\n",besr.deinterlace_on?"on":"off"); |
1288 len += sprintf(&radeon_param_buff[len],PARAM_DEINTERLACE_PATTERN"%X\n",besr.deinterlace_pattern); | |
1289 radeon_param_buff_len = len; | |
1290 } | |
1291 | |
1292 static ssize_t radeon_vid_read(struct file *file, char *buf, size_t count, loff_t *ppos) | |
1293 { | |
1294 uint32_t size; | |
1295 if(!radeon_param_buff) return -ESPIPE; | |
1296 if(!(*ppos)) radeon_param_buff_fill(); | |
1297 if(*ppos >= radeon_param_buff_len) return 0; | |
1298 size = min(count,radeon_param_buff_len-(uint32_t)(*ppos)); | |
1299 memcpy(buf,radeon_param_buff,size); | |
1300 *ppos += size; | |
1301 return size; | |
2870 | 1302 } |
1303 | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1304 #define RTFSaturation(a) (1.0 + ((a)*1.0)/1000.0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1305 #define RTFBrightness(a) (((a)*1.0)/2000.0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1306 #define RTFContrast(a) (1.0 + ((a)*1.0)/1000.0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1307 #define RTFHue(a) (((a)*3.1416)/1000.0) |
3940 | 1308 #define RadeonSetParm(a,b,c,d) if((b)>=(c)&&(b)<=(d)) { (a)=(b);\ |
1309 radeon_set_transform(RTFBrightness(ovBrightness),RTFContrast(ovContrast)\ | |
1310 ,RTFSaturation(ovSaturation),RTFHue(ovHue),ov_trans_idx); } | |
1311 | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1312 |
2870 | 1313 static ssize_t radeon_vid_write(struct file *file, const char *buf, size_t count, loff_t *ppos) |
1314 { | |
3470 | 1315 #ifdef RAGE128 |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1316 if(memcmp(buf,PARAM_BRIGHTNESS,min(count,strlen(PARAM_BRIGHTNESS))) == 0) |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1317 { |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1318 long brightness; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1319 brightness=simple_strtol(&buf[strlen(PARAM_BRIGHTNESS)],NULL,10); |
3368 | 1320 if(brightness >= -64 && brightness <= 63) |
1321 { | |
1322 besr.brightness = brightness; | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1323 OUTREG(OV0_COLOUR_CNTL, (brightness & 0x7f) | |
3250 | 1324 (besr.saturation << 8) | |
1325 (besr.saturation << 16)); | |
3368 | 1326 } |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1327 } |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1328 else |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1329 if(memcmp(buf,PARAM_SATURATION,min(count,strlen(PARAM_SATURATION))) == 0) |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1330 { |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1331 long saturation; |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1332 saturation=simple_strtol(&buf[strlen(PARAM_SATURATION)],NULL,10); |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1333 if(saturation >= 0 && saturation <= 31) |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1334 OUTREG(OV0_COLOUR_CNTL, (besr.brightness & 0x7f) | |
3250 | 1335 (saturation << 8) | |
1336 (saturation << 16)); | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1337 } |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1338 else |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1339 #else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1340 #ifdef RADEON_FPU |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1341 if(memcmp(buf,PARAM_BRIGHTNESS,min(count,strlen(PARAM_BRIGHTNESS))) == 0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1342 { |
3940 | 1343 int tmp; |
1344 tmp=simple_strtol(&buf[strlen(PARAM_BRIGHTNESS)],NULL,10); | |
1345 RadeonSetParm(ovBrightness,tmp,-1000,1000); | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1346 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1347 else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1348 if(memcmp(buf,PARAM_SATURATION,min(count,strlen(PARAM_SATURATION))) == 0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1349 { |
3940 | 1350 int tmp; |
1351 tmp=simple_strtol(&buf[strlen(PARAM_SATURATION)],NULL,10); | |
1352 RadeonSetParm(ovSaturation,tmp,-1000,1000); | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1353 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1354 else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1355 if(memcmp(buf,PARAM_CONTRAST,min(count,strlen(PARAM_CONTRAST))) == 0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1356 { |
3940 | 1357 int tmp; |
1358 tmp=simple_strtol(&buf[strlen(PARAM_CONTRAST)],NULL,10); | |
1359 RadeonSetParm(ovContrast,tmp,-1000,1000); | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1360 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1361 else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1362 if(memcmp(buf,PARAM_HUE,min(count,strlen(PARAM_HUE))) == 0) |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1363 { |
3940 | 1364 int tmp; |
1365 tmp=simple_strtol(&buf[strlen(PARAM_HUE)],NULL,10); | |
1366 RadeonSetParm(ovHue,tmp,-1000,1000); | |
3921
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1367 } |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1368 else |
f6cd00725f6e
Added support of BRIGHTNESS, SATURATION, CONTRAST, HUE on Radeons
nick
parents:
3900
diff
changeset
|
1369 #endif |
3470 | 1370 #endif |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1371 if(memcmp(buf,PARAM_DOUBLE_BUFF,min(count,strlen(PARAM_DOUBLE_BUFF))) == 0) |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1372 { |
3250 | 1373 if(memcmp(&buf[strlen(PARAM_DOUBLE_BUFF)],"on",2) == 0) besr.double_buff = 1; |
1374 else besr.double_buff = 0; | |
1375 } | |
1376 else | |
1377 if(memcmp(buf,PARAM_DEINTERLACE,min(count,strlen(PARAM_DEINTERLACE))) == 0) | |
1378 { | |
1379 if(memcmp(&buf[strlen(PARAM_DEINTERLACE)],"on",2) == 0) besr.deinterlace_on = 1; | |
1380 else besr.deinterlace_on = 0; | |
1381 } | |
1382 else | |
1383 if(memcmp(buf,PARAM_DEINTERLACE_PATTERN,min(count,strlen(PARAM_DEINTERLACE_PATTERN))) == 0) | |
1384 { | |
1385 long dpat; | |
1386 dpat=simple_strtol(&buf[strlen(PARAM_DEINTERLACE_PATTERN)],NULL,16); | |
1387 OUTREG(OV0_DEINTERLACE_PATTERN, dpat); | |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1388 } |
3263 | 1389 else count = -EIO; |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1390 radeon_vid_preset(); |
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1391 return count; |
2870 | 1392 } |
1393 | |
1394 static int radeon_vid_mmap(struct file *file, struct vm_area_struct *vma) | |
1395 { | |
1396 | |
3164 | 1397 RTRACE(RVID_MSG"mapping video memory into userspace\n"); |
3019 | 1398 if(remap_page_range(vma->vm_start, radeon_mem_base + radeon_overlay_off, |
2870 | 1399 vma->vm_end - vma->vm_start, vma->vm_page_prot)) |
1400 { | |
3164 | 1401 printk(RVID_MSG"error mapping video memory\n"); |
2870 | 1402 return(-EAGAIN); |
1403 } | |
1404 | |
1405 return(0); | |
1406 } | |
1407 | |
1408 static int radeon_vid_release(struct inode *inode, struct file *file) | |
1409 { | |
1410 radeon_vid_in_use = 0; | |
1411 radeon_vid_stop_video(); | |
1412 | |
1413 MOD_DEC_USE_COUNT; | |
1414 return 0; | |
1415 } | |
1416 | |
1417 static long long radeon_vid_lseek(struct file *file, long long offset, int origin) | |
1418 { | |
1419 return -ESPIPE; | |
1420 } | |
1421 | |
1422 static int radeon_vid_open(struct inode *inode, struct file *file) | |
1423 { | |
1424 int minor = MINOR(inode->i_rdev); | |
1425 | |
1426 if(minor != 0) | |
1427 return(-ENXIO); | |
1428 | |
1429 if(radeon_vid_in_use == 1) | |
1430 return(-EBUSY); | |
1431 | |
1432 radeon_vid_in_use = 1; | |
1433 MOD_INC_USE_COUNT; | |
1434 return(0); | |
1435 } | |
1436 | |
1437 #if LINUX_VERSION_CODE >= 0x020400 | |
1438 static struct file_operations radeon_vid_fops = | |
1439 { | |
1440 llseek: radeon_vid_lseek, | |
3366 | 1441 read: radeon_vid_read, |
2870 | 1442 write: radeon_vid_write, |
3366 | 1443 /* |
1444 readdir: | |
1445 poll: | |
1446 */ | |
2870 | 1447 ioctl: radeon_vid_ioctl, |
3366 | 1448 mmap: radeon_vid_mmap, |
1449 open: radeon_vid_open, | |
1450 /* | |
1451 flush: | |
1452 */ | |
2870 | 1453 release: radeon_vid_release |
3366 | 1454 /* |
1455 fsync: | |
1456 fasync: | |
1457 lock: | |
1458 readv: | |
1459 writev: | |
1460 sendpage: | |
1461 get_unmapped_area: | |
1462 */ | |
2870 | 1463 }; |
1464 #else | |
1465 static struct file_operations radeon_vid_fops = | |
1466 { | |
1467 radeon_vid_lseek, | |
1468 radeon_vid_read, | |
1469 radeon_vid_write, | |
1470 NULL, | |
1471 NULL, | |
1472 radeon_vid_ioctl, | |
1473 radeon_vid_mmap, | |
1474 radeon_vid_open, | |
1475 NULL, | |
1476 radeon_vid_release | |
1477 }; | |
1478 #endif | |
1479 | |
1480 /* | |
1481 * Main Initialization Function | |
1482 */ | |
1483 | |
3265 | 1484 static int __init radeon_vid_initialize(void) |
2870 | 1485 { |
1486 radeon_vid_in_use = 0; | |
3164 | 1487 #ifdef RAGE128 |
1488 printk(RVID_MSG"Rage128/Rage128Pro video overlay driver v"RADEON_VID_VERSION" (C) Nick Kurshev\n"); | |
1489 #else | |
1490 printk(RVID_MSG"Radeon video overlay driver v"RADEON_VID_VERSION" (C) Nick Kurshev\n"); | |
1491 #endif | |
2870 | 1492 if(register_chrdev(RADEON_VID_MAJOR, "radeon_vid", &radeon_vid_fops)) |
1493 { | |
3164 | 1494 printk(RVID_MSG"unable to get major: %d\n", RADEON_VID_MAJOR); |
2870 | 1495 return -EIO; |
1496 } | |
1497 | |
1498 if (!radeon_vid_config_card()) | |
1499 { | |
3164 | 1500 printk(RVID_MSG"can't configure this card\n"); |
2870 | 1501 unregister_chrdev(RADEON_VID_MAJOR, "radeon_vid"); |
1502 return -EINVAL; | |
1503 } | |
3263 | 1504 radeon_param_buff = kmalloc(PARAM_BUFF_SIZE,GFP_KERNEL); |
1505 if(radeon_param_buff) radeon_param_buff_size = PARAM_BUFF_SIZE; | |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
1506 #if 0 |
2870 | 1507 radeon_vid_save_state(); |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
1508 #endif |
3250 | 1509 radeon_vid_make_default(); |
3247
7cec2396bde3
Tune up driver through reading and writing /dev/radeon_vid ;)
nick
parents:
3198
diff
changeset
|
1510 radeon_vid_preset(); |
3265 | 1511 #ifdef CONFIG_MTRR |
1512 if (mtrr) { | |
1513 smtrr.vram = mtrr_add(radeon_mem_base, | |
1514 radeon_ram_size*0x100000, MTRR_TYPE_WRCOMB, 1); | |
1515 smtrr.vram_valid = 1; | |
1516 /* let there be speed */ | |
1517 printk(RVID_MSG"MTRR set to ON\n"); | |
1518 } | |
1519 #endif /* CONFIG_MTRR */ | |
2870 | 1520 return(0); |
1521 } | |
1522 | |
3265 | 1523 int __init init_module(void) |
2870 | 1524 { |
1525 return radeon_vid_initialize(); | |
1526 } | |
1527 | |
3265 | 1528 void __exit cleanup_module(void) |
2870 | 1529 { |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
1530 #if 0 |
2870 | 1531 radeon_vid_restore_state(); |
3607
f5cc15e11d6e
+ Added support of FIFO engine (suggested by Vladimir Dergachev)
nick
parents:
3487
diff
changeset
|
1532 #endif |
2870 | 1533 if(radeon_mmio_base) |
1534 iounmap(radeon_mmio_base); | |
3263 | 1535 kfree(radeon_param_buff); |
3164 | 1536 RTRACE(RVID_MSG"Cleaning up module\n"); |
2870 | 1537 unregister_chrdev(RADEON_VID_MAJOR, "radeon_vid"); |
3265 | 1538 #ifdef CONFIG_MTRR |
1539 if (smtrr.vram_valid) | |
1540 mtrr_del(smtrr.vram, radeon_mem_base, | |
1541 radeon_ram_size*0x100000); | |
1542 #endif /* CONFIG_MTRR */ | |
2870 | 1543 } |
1544 |